Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
DOLPHIN INTEGRATION announces the best noise and linearity performances on the market of its circuit for space application
Grenoble, France – April 26, 2013 --Dolphin Integration demonstrates the excellence of its expertise in design and integration services through the development of a new circuit showing performances never reached. This development was performed in the frame of the preparation of the “Loft mission”, scientific satellite of X-ray detection, in close collaboration with IRAP (Institut de Recherche en Astrophysique et Planétologie) laboratory and CNES (Centre National d’Etudes Spatiales).
This circuit aims to interface with a SDD sensor (Silicon Drift Detector). It embeds complex and low noise analogic blocs like a pre-amplifier, a shaper and a peak & hold. It offers the best noise and temperature linearity performances on the market: the noise was measured at 21.6 electrons at 25°C, which is twice better than most of this type of circuits on this market!
These performances were achieved while respecting the low power consumption constraint with a result under 320 µA at 1.8 V.
The silicon measurements are fitting perfectly the initial specification of the circuit and the simulations. They were realized on prototypes using a 180 nm technology, at temperatures between -50°C and +25°C.
“IRAP had the technical responsibility of the R&D contract signed between Dolphin Integration and the CNES for the study of this ASIC: functionality and performance specification and development follow-up. The low-noise and low-power consumption constraints were huge and the development schedule was very short (5 months). Thanks to a close collaboration with the development team of Dolphin and its efficiency, the tape-out date was respected. The noise and power consumption specifications are reached.
This is a good collaboration example between a research laboratory, the CNES and the industry, which results in a high performance product. The next step of this collaboration will target an ASIC close to the instrument needs of LOFT” declared Alain Cros, ASIC project leader for the LOFT mission.
Thanks to this success, the ASIC designers of Dolphin Integration demonstrate their knowledge at the state-of-the-art and strengthen their leadership in mixed signal ASIC.
For more information, visit our website or rush to contact our Business Manager.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, make them a genuine one-stop shop covering all customers’ needs for specific requests.
|
Dolphin Design Hot IP
Related News
- DOLPHIN Integration is completing its offering of Custom Training Products after a market test in Asia
- SkyWater Establishes Cryogenic Lab, Utilizes FormFactor's Leading Tool for RTS Noise Detection in Read-Out Integrated Circuit Applications
- Dolphin Integration unveils extremely dense audio CODECs for application processors at 28 nm and 16 nm
- New performances specified by Dolphin Integration for minimizing Power Regulator Capacitances
- TowerJazz and Dolphin Integration to offer Chip Developers a Complete Solution addressing the Low Power Requirements of the Fast Growing IoT Market
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |