Industry's First Secure Clock IP Core
Reduces cost, lowers power and increases security
Austin TX, June 7, 2013 - - Analog Bits (www.analogbits.com), the leading supplier of mixed-signal IP (Intellectual Property), today disclosed a new family of ultra-secure clocking macros. These low-power IP cores are designed to increase a chipfs resistance to hacking and malicious attack without decreasing battery life or increasing heat.
"We are always looking for ways to better serve our customers", exclaimed Mahesh Tirupattur, Executive Vice President of Analog Bits. "This new product family is a direct result of customer feedback for more security than that provided by other vendorsf products. We designed our Secure Clock Core family to help reduce risk of intrusion while keeping power low and precision high."
Analog Bits' Secure Clock family is designed for applications such as Tablets, Smartphones, and Smartcards . but also for emerging markets such as IoT (Internet of Things). These emerging markets are not only power and precision sensitive . but also can be vulnerable to malicious attack. The new Secure Clock family is well suited to help protect these devices and the data they contain.
Analog Bits delivers industry-leading, mixed signal IP solutions. The current product portfolio includes energy-efficient and low-area SERDES, PVT sensors, ultralow-jitter clocks, memory interfaces and I/Os, available on every mainstream manufacturing process. Customersf applications span a wide range including: smart phones, tablets, energy-efficient servers and telecommunications equipment - all leveraging Analog Bitsf highly differentiated IP products.
To learn more about Analog Bitsf broad range of low-power, mixed-signal IP products including our differentiating 4mW/Gbps SERDES IP, visit www.analogbits.com
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 20-nm processes, Analog Bits has an outstanding heritage of "first-time-workingh with foundries and IDMs.
|
Related News
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
- Analog Bits' Half Power SERDES Demonstrated at DesignCon
- Analog Bits Announces New Family of Secure IP Subsystems
- Analog Bits Unveils Industry's Lowest Power 40nm High Bandwidth SerDes
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |