PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
Sonics boosts silicon backplane IP network
Sonics boosts silicon backplane IP network; ARM lands licensing pair
By Michael Santarini, EE Times
May 28, 2002 (1:34 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020528S0031
Silicon backplane intellectual-property provider Sonics Inc. has upgraded its SiliconBackplane MicroNetwork, adding new partitioning capabilities as well as better interoperability with EDA tools in its version 2.2 release. SiliconBackplane is a quasi on-chip bus to which users attach intellectual-property blocks to create system-on-chip designs.
According to the company, the new version of the IP and accompanying development environment will allow SoC designers and architects to reduce the time-to-market of products and entire SoC families.
The new features provide support for hierarchical SoC design, reduced power consumption and more efficient functional verification, and combine to support higher SoC complexities while accelerating overall design cycle times, the company said.
The multibackplane feature allows designers to create a hierarchical subsystem partition of an SoC across multiple on-chip MicroNetworks, according to Sonics.
This provides greater flexibility for the subsystem itself and the SoC as a whole, the company noted. Multiple subsystems, each with an independent MicroNetwork clock frequency and data path width, can be connected in tree or fully connected topologies to isolate local data flows, improving total system bandwidth while reducing SoC area and power consumption, the company claimed.
The connections between MicroNetworks use the open-core protocol socket standard and do not require additional design work or glue logic.
Sonics has also added a multicast feature that allows designers to send data to multiple IP cores across one or more MicroNetworks.
Version 2.2 also includes a feature for optimizing the performance of write transfers, which are dominant in many networking applications.
Sonics has also improved the MicroNetwork graphical SoC development environment In version 2.2 to include support for Synopsys' Power Compiler and Cadence's Test Builder.
The company said it has also made other enhancements to the MicroNetwork and its development environment to improve modeling, simulation and synthesis control.
SiliconBackplane MicroNetwork version 2.2 starts at $240,000.
---
ARM Ltd. (Cambridge, U.K.) has announced that Broadcom has extended its licensing agreement with ARM and will use ARM's ARM7TDMI-S core and the ARM926EJ-S core in future IC designs.
In a separate announcement, ARM announced that it has licensed its ARM7TDMI core to PortalPlayer Inc., which will use the core in its digital audio encode and playback devices.
ARM said the deal with Broadcom significantly builds upon ARM's presence in the networking and broadband sectors, though the companies declined to state in which types of designs Broadcom plans to employ the ARM cores.
The ARM926EJ-S synthesizable processor core inc orporates ARM's Jazelle technology, which ARM claims accelerates Java execution by up to 10 times compared with a fully software-based Java Virtual Machine.
Original equipment manufacturers and original device manufacturers use ARM core-based products from PortalPlayer to develop digital audio product families, from player-only portable devices to digital audio-enabled encoding and playback systems for the pocket, home and car.
PortalPlayer offers platform solutions that include an integrated SoC controller, firmware, digital media manager application software and reference designs to speed system integration.
PortalPlayer said its ARM7TDMI-based SuperIntegration SoC controllers are programmable and upgradable, which allows designers of digital audio playback and recording applications to adjust the technology as the requirements of audio entertainment evolve.
Related News
- Truechip Introduces Silicon IP For Network on Chip (NoC) Focussed For Tilelink RISC-V Chips
- Andes Technology Corp. Announces EdgeQ to Deliver Converged 5G and AI Silicon Platform with AndesCore RISC-V License for the 5G Open Radio Access Network
- Mentor joins the O-RAN ALLIANCE to help drive interoperability requirements for 5G network silicon
- MACOM and GLOBALFOUNDRIES Collaborate to Scale Silicon Photonics to Hyperscale Cloud Data Center and 5G Network Buildouts
- OmniPHY Unveils 25G Backplane SerDes Silicon on TSMC 28nm Technology
Breaking News
- Europe Leaps Ahead in Global AI Arms Race, Joining $20 Million Investment in NeuReality to Advance Affordable, Carbon-Neutral AI Data Centers
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- TSMC and Synopsys Bring Breakthrough NVIDIA Computational Lithography Platform to Production
- Kudelski IoT and Dolphin Design unite to accelerate secure ASIC and IP projects
Most Popular
- After TSMC fab in Japan, advanced packaging facility is next
- HBM3 Initially Exclusively Supplied by SK Hynix, Samsung Rallies Fast After AMD Validation, Says TrendForce
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- We'll Need Many More Fabs to Meet $1 Trillion by 2030 Goal
E-mail This Article | Printer-Friendly Page |