Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Analog Bits Announces New Family of Secure IP Subsystems
Secure Sensors, Secure SERDES and Secure Clocking with Clock-less Oscillators
Sunnyvale, CA -- October 1, 2013 – Analog Bits (www.analogbits.com), the leading supplier of mixed-signal IP (Intellectual Property), today revealed a new family of semiconductor IP products to increase on-chip security. These products will reduce vulnerability to malicious attacks by incorporating crystal-less oscillator technology, on-die sensors, real-time loggers and other unique features.
Related |
Low Power Multi-Rate SerDes 1.25 Gbps EPON SerDes IP Ultra Low Area Frequency Synthesizer PLL (3nm - 90nm) |
In a presentation at TSMC’s 2013 Open Innovation Platform (OIP) Ecosystem Forum, the President and CTO of Analog Bits, Alan Rogers, explains: “Security concerns are an issue for us all. Hacking into a game consoleor TV might mean people secretly watching you at home. Hacking a phone can mean getting access to credit card information. As more devices connect to the network, the number of possible points of attack goes up – along with the need for semiconductor solutions. One way that devices are attacked is through manipulating their clock. Another approach is by manipulating a chip’s voltage. By incorporating crystal-less oscillators, sensors logs and other secret features into the chip design, these attacks can be thwarted.”
Speaking from their booth at OIP, Mahesh Tirupattur, Analog Bits Executive Vice President commented, “This new family of products is a direct response to our customers’ requests because they see security as important. As a result, we’ve created three packages or subsystems to deal with marketneeds. Secure Clocking will inhibit and track clock-related attacks. Secure SERDES creates a virtual barrier around the serial I/O. Secure Sensors isolate the clock while monitoring changes in voltage that could cause partial reset conditions. These and other more proprietary features provide a strong resistance to hardware attacks.”
Analog Bits is demonstrating these and other new technologies at TSMC’s 2013 OIP Ecosystem Forum in Santa Clara, CA.
Analog Bits delivers industry-leading, mixed signal IP solutions. The current product portfolio includesenergy-efficient and low-area SERDES, PVT sensors, ultralow-jitter clocks, memory interfaces and I/O’s, available onevery mainstream manufacturing process. Customers’applications span a wide range including: smart phones,tablets, energy-efficient servers and telecommunications equipment - all leveraging Analog Bits’ highly differentiated IP products.
To learn more about Analog Bits’ broad range of low-power, mixed-signal IP products including our differentiating SERDESIP, visit www.analogbits.com
About Analog Bits
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP witha reputation for easy and reliable integration into advancedSOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 20-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
Related News
- Analog Bits Introduces Design Kits for 16nm FinFET Enabling next generation devices with SERDES, Sensors and PLLs
- Industry's First Secure Clock IP Core
- Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform Ecosystem Forums
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |