X-Fab expands mixed-signal foundry portfolio with 0.35-micron process
X-Fab expands mixed-signal foundry portfolio with 0.35-micron process
By Semiconductor Business News
June 4, 2002 (9:36 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020604S0006
GERFURT, Germany -- Germany's X-Fab Semiconductor Foundries AG here today expanded its silicon foundry portfolio, announcing a new, 0.35-micron CMOS process technology for digital and mixed-signal applications. The process, dubbed XC035, is a fully qualified and characterized technology that comes with a comprehensive line of design kits. Electronic design automation (EDA) tool support comes from Cadence, Verilog, Vital, Synopsys, according to the Erfurt-based company. Geared for digital and mixed-signal ICs, the 3.3- and 5-Volt process includes options for one or two poly layers and three or four metal layers. Additional process options such as low-voltage and EEPROM are also available, the company said. More analog elements will be gradually added to the new process family over the next two years. Implementation of these elements will enable high-voltage applications, integrated flash-memory options, and radio-frequency (RF) circuits. In addition, a series of new circuit elements are immediately available for 0.6-micron BiCMOS technology (XB06), namely inductors, varactors and poly fuses for one-time programming capability, and varactors for RF circuits. "The introduction of 0.35-micron CMOS Technology is simply a logical and consistent step in the implementation of [our] strategy," said Jens Kosch, chief technology officer and director of technology development and design support for X-Fab.
Related News
- New X-FAB 0.18 Micrometer Process Maximizes Cost-Effectiveness in Analog/Mixed-Signal Chip Design for Commercial Automotive and Power Management Applications
- Tower Semiconductor Selects Artisan's Digital and Mixed-Signal IP Platform for 0.13-Micron Process
- Mentor Graphics Offers Technology Design Kit and Design Flow for SMIC 0.18-micron Mixed-Signal Process
- Synopsys Expands Mixed-Signal IP Portfolio With Interface Cell Libraries Featuring DDR2 SDRAM I/Os
- SMIC and Dolphin Integration Partner to Offer Microprocessor Core for 0.35-micron EEPROM Process
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |