Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Kilopass Technology (Jan. 10, 2018)
Harry Luan, Kilopass’ chief technology officer and vice president of R&D, has been a key member of the Kilopass team since its inception in 2002. He is an expert in CMOS/non-volatile memory (NVM) device physics, modeling, optimization and characterization for technology development, yield enhancement and failure analysis.
Writing in the Journal of VLSI Signal Processing Systems, authors Yen-Kuang Chen and S. Y. Kung, in their article, “Trend and Challenge on System-on-a-Chip Designs,” made the following observation. “By using existing and high-performance IP, SoC designers not only can save time and resources, but also can create a mind-blowing solution that users want… Furthermore, to sell silicon in today’s business environment, semiconductor companies must minimize risk and shorten time-to-market for their customers.”
According to Harry, as process geometries continue to shrink to 28-nm now and 20-nm and below coming soon, system-on-chip (SoC) designs are increasing in size. This is creating increased demand for intellectual property (IP), especially since memory can comprise more than 50 percent of anSoC’s silicon area. Harry’s looked closely at the challenges facing SoC designers and how IP vendors are helping to overcome some of them.
E-mail This Article | Printer-Friendly Page |
|
Related News
- TSMC's R&D boss addresses 40-nm yields, high-k, litho
- Vidatronic Sponsors Design & Reuse's IP SoC Days Conference 2019 in Santa Clara
- Achronix Presentation at D&R IP SoC China will Detail Accelerating Computing at the Edge with Speedcore eFPGAs
- Lattice Semiconductor Appoints Steve Douglass as Corporate VP, R&D
- Mentor Catapult HLS Enables Stream TV's R&D Group SeeCubic to Develop Glasses-Free 3D Digital Display IP
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024