32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Intel to Customize High-End Processors
R. Colin Johnson, EETimes
11/20/2013 07:50 AM EST
PORTLAND, Ore. — Intel revealed its roadmap for the future of technical computing, including customizing its high-end Xeon and Xeon Phi processors, at this week's Supercomputing Conference (SC13), Nov. 17-22 in Denver. The company promised to start housing memory chips inside the same package with its processors as well as integrating stacked memory dies onto future processors along with integrated high-speed switches and optical fabrics.
"We have the transistor budget to do customized innovation, and secondly we have a design methodology for system-on-chip and an architectural modularity that allows us the ability to work with our customers to customize products at various levels," said Rajeeb Hazra, Intel's vice president of the technical computing group and general manager of the datacenter group, in an interview with EE Times. "We are moving forward into workload-optimized architectures at a level of collaboration with our customers that we hadn't done previously."
E-mail This Article | Printer-Friendly Page |
|
Related News
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- EEMBC Launches Embedded Industry's First Floating-Point Benchmark Suite Targeting Microcontrollers to High-End Multicore Processors
- New Freescale 28-nm QorIQ AMP Series Processors Deliver High-End Features and Ultra-Low-Power Operation
- S3 core eyes high-end graphics processors
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results