Cadence Receives Two TSMC Customers' Choice Awards
SAN JOSE, Calif., 25 Nov 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that the company has received two Customers’ Choice Awards for papers delivered at TSMC’s recent Open Innovation Platform (OIP) Ecosystem Forum. The papers were entitled, “Resistance, Pin Access and FinFET Parasitics,” authored by Paul Cunningham, Rachid Salik, Hitendra Divecha and Rahul Deokar; and “16G Multi-Standard SerDes IP in TSMC’s 16nm FinFET Process,” authored by Eric Naviasky, Tom Wilson, Bob Salem and Jason Chen.
The awards were based on surveys completed by conference attendees.
“Our customers appreciate and benefit from the work Cadence is doing to bring 16nm FinFET design to market,” said Suk Lee, TSMC senior director of Design Infrastructure Marketing. “These technical papers move the ball forward by helping leading innovators embrace the most advanced manufacturing processes available.”
The papers can be viewed and downloaded from TSMC Online™.
Cadence previously announced that the company received three TSMC Partner of the Year awards at the OIP conference for work with TSMC on analog/mixed signal IP, 16nm FinFET design infrastructure, and 3D-IC design solutions.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
|
Cadence Hot IP
Related News
- Cadence Receives TSMC's Customers' Choice Award
- Cadence Recognized with TSMC OIP Ecosystem Forum Customers' Choice Award for 3D-IC Design
- Synopsys Receives Customers' Choice Award for Paper Presented at TSMC 2020 Open Innovation Platform Ecosystem Forum
- Open-Silicon Receives TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
- Cadence Receives Two TSMC Partner of the Year Awards for 10nm FinFET Solutions and Analog/Mixed-Signal IP
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |