Startup Slashes SRAM Power With Standard Logic Process
Nick Flaherty, EETimes
3/4/2014 03:30 PM EST
A UK startup has developed an entirely new way of building static memory on a standard logic process that cuts the power in half without paying a penalty in area or speed.
"Fundamentally memory has some real problems everyone does it the same way," said Mark de Souza, chief executive at Silicon Basis in Bristol and formerly at the memory IP supplier Virage Logic. "They all take the TSMC arrays and put them together."
Silicon Basis sees two key advantages for its technology: It can save up to 50% of the power consumption, and it can go below the bit cell voltage of the foundry memories. This allows the memories to be powered by the same voltage source as the logic and so eliminates the need for a second DC-DC converter. It also makes the technology foundry independent and scalable to new technologies such as FinFet, says de Souza. The company, based in the SETsquared center in Brunel's EngineShed in Bristol, has produced all the models needed and is now working on 28nm silicon to prove the implementation.
E-mail This Article | Printer-Friendly Page |
|
Related News
- MoSys' 1T-SRAM Memory Silicon-Verified on DongbuAnam's 0.18-Micron Standard Logic Process; 0.13-Micron Verifications Initiated
- MoSys' 1T-SRAM-Q Memory Silicon-Verified on Chartered's 0.13-Micron Industry Standard Logic Process
- MoSys' 1T-SRAM Memory Silicon-Verified on SMIC's 0.18-Micron Standard Logic Process
- MoSys' 1T-SRAM-R Memory is Silicon-Proven On UMC's 0.13 Micron Logic Process
- Spectral releases Silicon proven High Speed Low Power SRAM compilers in the 40/45nm CMOS/RFSOI process nodes targeted for a wide range of IOT & 5G Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024