Will Googles of the World Be Cadence's Best Bet?
Ever-expanding definition of systems design
Susan Rambo, EETimes
3/13/2014 05:10 PM EDT
SANTA CLARA, Calif. — Low-power, security, cloud, and IoT were the looming themes in Cadence CEO Lip-Bu Tan’s keynote at CDNLive, Cadence Design Systems’ user conference for IC designers on Tuesday, March 11. Cadence was selling an expanded view of what systems design means on the ecosystem level: From IC and IP to SoC and PCB, it's all part of an enlarging ecosystem.
Over the past year, Cadence has been on an IP acquisition spree, which included Tensilica, Forte Design Systems, and TranSwitch. But as EE Times reported in 2013, Cadence’s competition had also started amassing IP.
Reminding the audience frequently of his background as a venture capitalist, Tan made a point to say he attended Mobile World Congress and CES to check out end products. Understanding the final consumer products is part of the system-wide approach.
Cadence is focusing on system companies. “The Googles, Apples, Amazon are buying more from us than the chip companies,” a company spokesperson told EE Times. “The only one absent right now is Facebook.”
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related News
- Intel and Cadence Expand Partnership to Enable Best-in-Class SoC Design on Intel's Advanced Processes
- What does Renesas' acquisition of PCB toolmaker Altium mean?
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
- Cadence Signoff Solutions Empower Samsung Foundry's Breakthrough Success on 5G Networking SoC Design
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India