Avery Design Systems Revs PCIe and eMMC VIP and Introduces VIPs for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD
ANDOVER, Mass.-- May 29, 2014 --Avery Design Systems Inc., a leader in verification IP, today announced availability of a major new release of the flagship PCIe VIP, major VIP update for eMMC 5.X, and new VIP introductions for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD. The Avery VIP portfolio is now 100% implemented in native SystemVerilog UVM.
Avery supports over 25 standard protocols ranging from high speed IO, SSD/HDD, mobile, embedded storage, memory, and control bus protocols. Avery VIPs offer the most complete verification solutions consisting of SystemVerilog UVM compliant models and environment, protocol checkers, directed and random compliance test suites, and reference verification frameworks. Advanced debug features include multi-level analyzer trackers to visualize data and control flow through the protocol stacks. Compliance verification services are offered for all VIPs.
“Avery offers semiconductor companies and IP vendors an extensive VIP portfolio including highly differentiated solutions for PCIe, the most complete SDD/HDD protocol support for host and device models, host controller verification solutions for USB xHCI, UFS HCI, SD and eMMC HC, and DDR4 PHY and RDIMM verification”, said Chilai Huang, president of Avery Design Systems. “With the release of new VIPs for HMC and LRDIMM (memory), Soundwire (MIPI connectivity), SD/UHS-II (memory cards), and CAN FD (automotive network), Avery expands the quality and breadth of our VIP solutions in important areas such as mobile, automotive, and high performance computing.”
Visit us at the Design Automation Conference (DAC) June 2-4 in booth #1225 to learn more about Avery VIP solutions.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for automatic property and coverage generation, low power retention register synthesis, and RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, HMC, ONFI/Toggle, NVM Express, SCSI Express, SATA Express, eMMC, SD/SDIO, and CAN FD standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Avery Design Systems Hot Verification IP
Related News
- Avery, CAST, and Rianta Roll Together on Automotive Ethernet and CAN FD IP and VIP Solutions
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Avery Design Systems and Rambus Extend Memory Model and PCIe VIP Collaboration
- Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
- Avery Design Introduces CXL VIP
Breaking News
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |