Synopsys snaps up Mentor IP guru
Synopsys snaps up Mentor IP guru
By Peter Clarke, Semiconductor Business News
July 4, 2002 (5:40 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020703S0019
SOPHIA ANTIPOLIS, France - Pierre Bricaud, formerly vice president of SOC strategic relationships for Mentor Graphics and an important part of the Wilsonville, Ore.-based company's circuit intellectual property (IP) strategy, has been recruited by Synopsys Inc., Mentor's main EDA rival. Bricaud has moved to take a European role within the R&D organization of Mountain View, Calif.-based Synopsys, working with system-on-chip and IP design teams within European customers to help them acquire suitable tools and IP blocks. Bricaud reports to Mike Keating with whom he co- authored the Reuse Methodology Manual in 1998. Although Bricaud and Keating are and were engineering managers working in the commercial environment rather than academics this is held to be a useful text book on the design of circuit blocks for re-use -- and a part of attempts by EDA companies to help design engineers to work at higher levels of abstraction.
Related News
- Synopsys and Siemens Team Up to Expand and Extend Electronic Design Automation Collaboration
- Synopsys, Mentor spiff up design-for-test tools
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1.5 Billion
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1 Billion
- Synopsys Replenishes Repurchase Authorization up to $500 Million
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |