Xylon announces Free designs for Xilinx Vivado Design Suite
Xylon announces Free designs for Xilinx Vivado Design Suite
September 1, 2014 -- Zagreb, Croatia -- Xylon today announced the immediate availability of three updated 2D and 3D Graphics Processing Unit (GPU) logicBRICKS reference designs for the most popular Xilinx® Zynq®-7000 AP SoC based development kits: ZC 702 and ZC706 from Xilinx, and ZedBoard™ from Avnet Electronics Marketing.
The updated reference designs are fully Xilinx Vivado® Design Suite compatible and provide system designers with everything they need to develop graphics on a display connected to the Zynq-7000 Ap SoC. Design deliverables include evaluation logicbRICKS IP cores and hardware design files, complete Linux OS image, software drivers, demos and documentation.
Screenshots from Some of the Provided Graphics Demos!
(Click image to enlarge!)
To download and learn more about these free logicBRICKS reference designs, please visit:
- logiREF-ZGPU-ZC702 Graphics Engine and Display Controller for the ZC702 kit
- logiREF-ZGPU-ZC706 Graphics Engine and Display Controller for the ZC706 kit
- logiREF-ZGPU-ZED Graphics Engine and Display Controller for the ZedBoard kit
|
Xylon Hot IP
Related News
- Xylon Releases the Reference logicBRICKS Graphics Processing Unit (GPU) Design for Xilinx Zynq-7000 AP SoC based inrevium Extension Microcontroller Card from Tokyo Electron Device, Ltd.
- Xylon Unveils 2D and 3D Graphics/HMI logicBRICKS Reference Designs for Xilinx Zynq-7000 ZC702 Evaluation Board
- Xilinx Brings Breakthrough to Vivado Design Tools with State-of-the-Art Machine-Learning Optimization for Accelerated Designs
- Renesas Electronics Collaborates with Xilinx on Versal ACAP Reference Designs
- Xilinx Delivers Broad Deployment of Dynamic Reconfiguration Technology
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |