PathPartner Technology Announces Industry's First Hybrid Hardware-Software HEVC Decoder Optimized for Programmable SoC Devices
Hybrid HEVC Decoder uses ARM CPU and FPGA fabric optimally enabling flexible, highly integrated video systems at lower overall system cost
BANGALORE, September 24, 2014 -- PathPartner Technology, a leading provider of embedded multimedia software services and solutions, announces the availability of Industry's First Hybrid HEVC (H.265) Decoder partitioned optimally into ARM Cortex-A9 Software and FPGA Hardware on Xilinx Zynq-7000 All Programmable SoCs. This hybrid HEVC Decoder runs on a single chip delivering low power consumption and also the flexibility to integrate custom hardware blocks in the FPGA fabric on the same chip, thereby reducing overall system cost. Compared to pure hardware implementations that run on high-end FPGAs, this hybrid decoder uses the ARM CPU of Programmable SoC devices for highly sequential code like CABAC and hence uses less FPGA resources reducing power consumption and lowering cost.
Benefits of Hybrid HEVC Decoder on Programmable SoC for Video System Integrators
Since the hybrid HEVC decoder only uses a portion of the FPGA logic resources on the Zynq-7000 SoC, the remaining hardware resources can be used to integrate external display interfaces like DisplayPort, SD/HD/3G-SDI, LVDS for single or multi-panel displays for displaying the decoded video from the same chip. Compressed video can be brought to the HEVC decoder via standard interfaces like Gigabit Ethernet, USB 2.0, SD/MMC or PCI Express available as hardened blocks on the Zynq-7000 SoC. Besides, the HEVC decoder uses only one of the ARM Cortex-A9 CPUs in the Zynq-7000 SoC. The 2nd ARM CPU can be used for other software functions like handling network protocols, Graphics overlay, OS etc.
Key features of the Hybrid HEVC/H.265 Decoder:
- Universal Main profile decoder - supports all features of Main profile as per latest HEVC (H.265) standard approved by ITU-T/ISO
- Compliant to HM (JCT-VC reference code) version 13.0. Highly robust to error streams and supports high quality error concealment
- Scalable from HD (1080p) to UltraHD (4K) Video Resolutions
- Hardware part of decoder available with AXI4 Interfaces for easy integration into SoC
- Software part of decoder available for Linux. Other OS/RTOS integration possible.
- 1080p30 version of decoder runs on Xilinx Zynq Z7045 device at slowest speed grade and with less than 50% utilization of Hardware resources
Since HEVC (H.265) standard results in reduced bandwidth requirement as compared to H.264 for high resolution videos, it is popular in applications with wireless communication. Using SoC based FPGA chip enables usage of built-in interfaces like USB, SDIO in the Zynq SoC, along with custom hardware logic and wireless interfaces. This is particularly useful for defence and custom secure communication network based applications. "said Vinay Mangalore, VP of Engineering, PathPartner Technology.
"Xilinx welcomes PathPartner as a Member of the Xilinx Alliance Program and looks forward to providing the industry's leading silicon platform for their IP development." said Aaron Behman, Segment Lead, Broadcast and Professional A/V business at Xilinx.
For more information on the product, please visit: https://www.pathpartnertech.com/product/H-265-video-decoder
WhitePapers:
Impact of ZYNQ on the Embedded Industry
Design AXI Master IP using Vivado HLS tool
For licensing of this solution, please reach out to sales@pathpartnertech.com or sales.usa@pathpartnertech.com
About PathPartner Technology:
PathPartner Technology based out of California, USA and Bangalore, India is a leading provider of products and services for multimedia centric embedded devices. PathPartner has extensive experience in Technology, Engineering & Business practices focusing on audio & video codecs, video analytics & vision, FPGA Design, imaging, multimedia middleware, OS porting, system integration, applications, and hardware design. We specialize in addressing challenges faced by leading Silicon vendors, OS providers and ODM/OEMs in their product development.
For more information visit: http://www.pathpartnertech.com.
|
Related News
- Pathpartner Technology Announces Hybrid Hardware-Software HEVC Decoder Optimized for Programmable SoC Devices at NAB’15
- Sequans Introduces Taurus 5G NR: The World's First Chipset Specifically Optimized for 5G Broadband IoT Devices
- Quadric's New Chimera GPNPU Processor IP Blends NPU and DSP into New Category of Hybrid SoC Processor
- PathPartner Technology unveils FPGA based HEVC & HEIF 4K Decoder on Amazon AWS EC2 Cloud
- Amphion Semiconductor releases enhanced 'Malone' video decoder IP for SoC implementation
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |