Are you ready to conquer PCIe 4.0 challenge? PLDA is ready
PCI Express® 4.0 ASIC IP from PLDA, already proven in PCIe 3.0, offers improvements in performance with backwards compatibility and PHY interoperability
SAN JOSE, CA – September 25, 2014 – PLDA, the company that designs and sells intellectual property (IP) cores and prototyping tools for ASICs and FPGAs, has optimized its ASIC intellectual property (IP) cores for the next generation of the ubiquitous and general purpose PCI Express® I/O specification, 4.0. PLDA’s proven 3.0 architecture enables easy migration to PCIe 4.0, with no interface changes necessary, and preserves existing behavior for seamless integration.
PLDA has over 18 years of experience in the design of IP cores for ASIC design, specializing in high-speed interface protocols and technologies, with a specific focus on PCIe. Over 5,700 customers have used PLDA cores for several hundred ASIC tapeouts. PLDA ASIC IP products for 4.0 offer:
- Interconnect performance bandwidth double that of the PCIe 3.0 specification, achieving 16 GT/s.
- Flexibility of the supported PIPE Configurations for PCIe 4.0.
- Preservation of compatibility with software and mechanical interfaces.
- Compatibility with prior generations of PCIe technology and support for proven features of 3.0
- Multi PHY compliance.
The Internet of things (IoT) has increased the need for fast and efficient management of “big data.” Devices need more throughput and lower power usage. Storage technology needs improved performance – in terms of bandwidth rather than capacity. PLDA’s ASIC IP products allow designers to address these challenges now.
“The market is ready to take on the challenges of PCIe 4.0,” said Stephane Hauradou, CTO of PLDA. “Now is the time for designers to begin working on the architecture of PCIe 4.0 projects. Our team and our cores – offering the performance, reliability and flexibility customers have come to rely on -- are ready to help customers meet those challenges now.”
About PLDA Group
PLDA designs and sells intellectual property (IP) cores and prototyping tools for ASICs and FPGAs that aim to accelerate time to market for embedded electronic designers. The company specializes in high-speed interface protocols and technologies such as PCIe and Ethernet. PLDA provides IP cores with a complete set of tools, including FPGA production-ready and prototyping cards, system-on-module components, drivers, APIs and testbenches. These products benefit from a global support and sales organization able to sustain over 5,800 ASIC and FPGA customers worldwide. PLDA is a global company with offices in North America (San Jose, California) and in Europe (France, Italy, Bulgaria).
|
Related News
- PLDA XpressSWITCH IP for PCIe technology first ever switch soft IP to pass PCI-SIG's PCIe 4.0 compliance tests
- PLDA Announces Successful PCIe 4.0 Technology Compliance for its XpressRICH-AXI Controller IP
- PLDA Achieves PCI Express 4.0 Compliance for its XpressRICH PCIe Controller IP During the First Official PCI-SIG PCIe 4.0 Compliance Workshop
- PLDA and Samtec Demonstrate PCIe 4.0 Communication over Twinax Cables Allowing Full 16GT/s PCIe 4.0 Bandwidth at Minimal Manufacturing Cost
- PLDA to Demonstrate Industry's First PCIe 4.0 Switch Platform with Multiple Downstream Ports during PCI-SIG DevCon 2018
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |