H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
Sonics Adopts Cadence JasperGold Apps Formal Verification for On-Chip Network IP Development
SAN JOSE, Calif. -- Nov 10, 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Sonics, Inc. has adopted Cadence® JasperGold® Apps in the formal verification methodology for its intellectual property (IP). Sonics’ on-chip network IP integrates multiple heterogeneous cores in a system-on-chip (SoC) using configurable interconnect fabric and multiple, on-chip communication protocols including the native PIF interface of Cadence® Tensilica® Xtensa® DPUs. Sonics is initially deploying the JasperGold Apps to speed the extensive validation of its protocol conversion logic. To view a video of Sonics discussing its adoption of JasperGold Apps, visit www.cadence.com/news/sonicsvideo.
Part of the Cadence System Development Suite, JasperGold Apps perform multiple formal-based verification tasks and leverage a common formal verification platform, database and user interface. JasperGold Apps automate property creation for many common verification tasks, enabling rapid adoption by both design and verification engineers without previous formal experience. All JasperGold Apps leverage the Cadence Jasper Visualize™ graphical visualization and debug technology for fast debugging and a consistent user experience.
Verification of configurable interfaces is a challenging task, as traditional simulation environments aren’t well suited to handle their complexity. Exhaustive verification of highly configurable on-chip networks that integrate multicore SoCs requires both stimulus-driven simulation and formal proof technologies. To ensure the highest quality IP, the network transactions must be checked across communication protocol boundaries. Simulation alone is insufficient to fully check the transfer function of the network.
JasperGold readily accepts commonly available formats like SystemVerilog Assertions (SVA) as its input and has easily scripted setup controls, enabling easy integration with other verification environments. By allowing Sonics to use exactly the same SVA protocol checkers for both simulation and formal verification, the use of JasperGold Apps can help eliminate an entire class of bring-up and ongoing issues.
“The JasperGold Apps are a must-have for IP suppliers and chip designers building SoCs with on-chip networks,” said Drew Wingard, CTO of Sonics. “The JasperGold Apps fit well in our verification methodology and can enable us to achieve the IP quality and integrity our customers expect from the market leader in on-chip networks.”
About Sonics, Inc.
Sonics, Inc. (Milpitas, Calif.) is the global leader in trusted on-chip network (NoC) technologies used by the industry’s top semiconductor and electronics product companies. Sonics was the first company to develop and commercialize NoCs, accelerating volume production of complex systems-on-chip (SoCs) that contain multiple processor cores. Our comprehensive NoC portfolio delivers the communication performance required by today’s most advanced consumer digital, communications and information technology devices. Sonics’ NoCs are integral to the success of SoC design platforms that innovators such as Broadcom®, Intel®, Marvell®, MediaTek, and Microchip® rely on to meet their most demanding SoC integration and time-to-market requirements. We are a catalyst for design methodology change and actively drive industry conversation on the Agile IC LinkedIn group. Sonics’ holds more than 138 patent properties supporting customer products that have shipped more than two billion SoCs. For more information, visit sonicsinc.com, and follow us on Twitter at twitter.com/sonicsinc.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Renesas Adopts Cadence Interconnect Workbench to Accelerate Performance Analysis and Verification of On-Chip Interconnect
- Cadence Delivers Smart JasperGold Formal Verification Platform
- Cadence JasperGold Formal Verification Platform Enables Hitachi to Develop Measures for Fault Avoidance to Comply with IEC 61508 Series SIL 4 Requirements
- Artosyn Licenses SonicsGN On-Chip Network to Integrate Drone SoC
- Cadence Announces Next-Generation JasperGold Formal Verification Platform
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |