eASIC Demonstrates 10Gbps JEDEC JESD204B
Santa Clara, CA – December 8, 2014 – eASIC Corporation, a fabless semiconductor company delivering a custom IC platform (eASIC Platform) announced today that it has successfully completed JESD204B interoperability at 10 Gbps lane rates. Analog Devices’ AD9234 12-bit, 1.0-GSPS high-speed dual analog-to-digital converter (ADC) can interoperate with the eASIC Nextreme-3 28nm, which greatly simplifies the design and integration of high bandwidth multi-channel radios.
“eASIC’s innovative platform enables OEMs to develop custom silicon solutions with optimal power, price, performance and time-to- market,” said Christian Lanzani, Director for Wireless at eASIC Corporation. “The combination of ADI’s AD9234 high-speed dual ADC and eASIC Nextreme-3 platform allows designers to optimize performance and power in developing next generation of energy-efficient backhaul, fronthaul and remote radio head systems.”
“Growing consumer demand for bandwidth requires radio solutions that deliver increased data throughput and lower power consumption. This trend is driving the adoption of the JESD204B interface standard in cellular back and front haul wireless network equipment”, said Paul Ganci, Strategic Marketing Sanager, Point-to-point Radio Solutions, Analog Devices. “ADI offers a large portfolio of JESD204B supported products that enable customers to reduce their overall time to market.”
An interoperability report is available immediately. To obtain the interoperability report please register. Click to tweet – eASIC offers Analog Devices’ JESD204B Interoperability Report.
About eASIC
eASIC is a fabless semiconductor company offering a custom IC platform (eASIC Platform) that incorporates a versatile base array, customizable single-mask layer and proprietary design tools. The breakthrough eASIC Platform provides the optimal combination of fast time-to-market, high performance, low power consumption, low development cost and low unit cost. The innovative eASIC Platform is enabled through a patented technology utilizing a single via mask layer for customizable and avoids the painful tradeoffs associated with ASICs, ASSPs and FPGAs.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Seagate Technology and Evergreen Partners. For more information on eASIC please visit www.easic.com
|
Related News
- eASIC Announces 12.5Gbps JESD204B Interoperability Testing With Texas Instruments
- Xilinx and Analog Devices Achieve JEDEC JESD204B Interoperability
- JEDEC Updates JESD79-5C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies
- JESD204B & JESD204C Tx-Rx PHY & Controller IP Cores in 28nm are available for immediate licensing with Proven Automotive Compatibility
- embedded world 2024: Codasip demonstrates CHERI memory protection
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |