MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Aldec Announces HES-7, the Largest Off-The-Shelf Xilinx Virtex-7 FPGA Prototyping System at up to 288 Million ASIC Gates Capacity
Henderson, NV – February 09, 2015 - Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, today unveils the largest in the industry, off-the-shelf Xilinx® Virtex®-7 prototyping system for SoC and ASIC designs, offering up to 288 million ASIC gates capacity. The newest board, HES-7™ (HES7VX12000BP), contains six Xilinx Virtex-7 2000T FPGAs in FLG1925 package delivering up to 72 million ASIC gates capacity per board, and by adding up to three additional boards, the FPGA prototyping system is scalable up to 288 million ASIC gates with the Aldec Backplane (HES7-BPx4).
“We are pleased with the expansion of the HES-7 family.” said Zibi Zalewski, General Manager of Aldec’s Hardware Products Division, “We began backplane-based prototyping architecture with dual Virtex-7 2000T boards that offered the ability to scale up to eight FPGAs. Today our newest board is the largest turnkey, off-the-shelf Virtex-7 prototyping board with six FPGAs on the single board and up to twenty four with Backplane configuration giving capacity, interconnections and scalability to accommodate the largest SoC projects.”
The new HES-7 FPGA board provides nine FMC connectors, a total of 648 differential pairs for external FMC compliant daughter cards (legacy or new hardware), while internal FPGA to FPGA connections are a total of 977 differential pairs per board with an additional common bus for debugging purposes. The control FPGA Xilinx Virtex-7 690T is now connected with high speed interfaces such as Ethernet 1 GB and 40 GB (QSFP+), USB3.0 and PCIe x16/x8 for the most advanced design support.
HES-7 can be used for traditional high speed prototyping with a control utility for FPGA programming and board configuration. HES-7 also offers the unique advantage of serving as a hardware platform for advanced verification modes of Aldec HES-DVM™ simulation acceleration and emulation without requirements for dedicated hardware.
For additional information, visit www.aldec.com/products/HES-7.
About Aldec
Aldec, Inc., established in 1984 and headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware Emulation, Hardware Acceleration, FPGA Prototyping Systems, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
Related News
- Latest S2C Xilinx SingleE Virtex-7 FPGA Prototyping Solution Boasts Smallest Form-Factor, All-Purpose, Stand-Alone System
- New DINI Two Chip Virtex-7 Board for High-Speed, Low-Cost, ASIC Prototyping
- S2C Boasts Largest Prototype Ready Interfaces Library for Virtex-7 2000T FPGA based Rapid ASIC Prototyping
- Aldec Enters the ASIC Prototyping Market with HES-7
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |