OmniPhy Announces Silicon-Proven Extreme-Ethernet IP
Integrate Your Fast-Ethernet and Gigabit-Ethernet PHY's For Industrial 4.0!
SAN JOSE, Calif -- February 12,2015 -- OmniPhy, a leader in interface-IP solutions that enable customers to integrate robust, industrial-grade designs directly into their chips, today announced the release of fast (10/100 BaseT) and gigabit (1000 BaseT) Ethernet IP targeted for extreme temperatures, deterministic clocking, and harsh operating environments.
Today’s factories are increasingly consolidating their communication networks onto proven Ethernet technology. However, the requirements of the factory are much more stringent than conventional technologies which have been commonly available as IP. Industrial Ethernet requires a wider temperature range, a richer feature set for diagnostics, and advanced power saving features.
OmniPhy's Extreme-Ethernet IP portfolio allows industrial customers to take advantage of technological trends and integrate industrial Ethernet PHY capability directly onto their chips and MCU's - saving cost and creating differentiated customer products through customizable feature additions.
Ideal for the factory deployments, the 10/100 BaseT and 1000 BaseT designs:
- Are designed to operate at temperatures up to 150 degrees Celsius,
- Implement the most advanced power-saving technology on the market,
- Offer an unprecedented range of diagnostics and self-test (including on-chip TDR),
- Have deterministic throughput, low latency, and support time-sensitive networking (TSN).
- Compatible with industrial Ethernet protocols including Profinet, EtherCat, EtherNet IP, PowerLink, Sercos III, and Modbus TCP/IP.
A key advantage of the Extreme Ethernet line of IP is that it marries production-proven Ethernet technology with rugged design extensions, all with low power and silicon area.
“OmniPhy has developed several generations of complex multi-level Ethernet designs. Extreme Ethernet, capable of supporting the rugged specifications of industrial and automotive applications, is a natural extension of that proven capability,” said Ritesh Saraf, C.E.O. of OmniPhy.
Availability
The IP is available on process technologies up to 130nm. An automated methodology makes these silicon proven designs available on an even wider range of industrial and analog process nodes.
About OmniPhy
OmniPhy is a leading provider of high-quality, silicon-proven IP solutions for system-on-chip (SoC) Interface designs. The broad IP portfolio includes complete interface IP solutions consisting of controllers, PHY and verification IP for widely used protocols, analog IP and subsystems. With a robust IP development methodology, extensive investment in quality, IP prototyping and comprehensive technical support, OmniPhy enables designers to accelerate time-to-market and reduce integration risk. For more information on OmniPhy IP, visit http://omniphysemi.com.
|
Related News
- OmniPhy Announces Silicon-Proven Ethernet PHY IP Adoption in China
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
- T2M-IP Unveils the 12-bit 4Gsps ADC Silicon-Proven IP Core with Cutting-Edge Features, Silicon Proven and Ready to License
- T2M is excited to announce the successful licensing of our partner's Silicon-Proven 1G Ethernet PHY IP Cores on a Tier-1 Foundry in Korea, using the advanced 14LPP process, in collaboration with a leading Tier-1 Korean customer
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |