Cadence Announces Stratus High-Level Synthesis Platform
Next-generation system-level design platform integrates Forte and Cadence technology
SAN JOSE, Calif., Feb. 24, 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the Cadence® Stratus™ high-level synthesis platform, the industry's first high-level synthesis platform that can be utilized across an entire system-on-chip (SoC) design. This next-generation platform integrates Forte Cynthesizer™ and Cadence C-to-Silicon Compiler into one tool to deliver 10X productivity improvement, 20 percent better power, performance, and area (PPA) quality of results (QoR), and 5X faster verification versus a hand-written RTL flow.
The Stratus high-level synthesis platform is currently available. For more information, visit http://www.cadence.com/news/stratus.
Prior to the Stratus platform, no high-level synthesis tool was robust enough to be used across an entire SoC design, and designers were forced to choose the parts of their designs in which they would utilize the technology. With the Stratus platform, Cadence has eliminated that design compromise by integrating a comprehensive set of features into one platform, including:
- A sixth generation high-level synthesis core engine to provide excellent usability, scalability, and QoR across the full application space, including both control-centric and datapath-centric designs containing hundreds of blocks
- Full integration with Cadence Encounter RTL Compiler and Cadence Encounter® Conformal® ECO Designer to allow physically-aware and ECO-aware high-level synthesis and minimize implementation changes from Engineering Change Orders
- Rich intellectual property library of I/O interfaces and customizable floating point datatypes to increase productivity by giving designers synthesizable optimized SystemC building blocks
- Full IDE and automation of tool flow and multiple scenario evaluation to enable full architectural exploration, and improve verification by providing a consistent environment from early TLM models through gates
"With our high-level synthesis flow and the Stratus platform, we're now doing the kinds of things that we couldn't have imagined doing previously," said Ray McConnell, chief technology officer of Blu Wireless Technology. "For example, we can now have a working prototype of a complete multi-gigabit modem with a mmwave beamsteering antenna available when we're doing the integration and system and software validation. Previously, we would have had to use poor approximations for early validation. Having an early working prototype is having a significant business impact in terms of our potential customers' enthusiasm and confidence."
"Delivering SoCs with unique IP, while meeting tight schedule windows and keeping development costs down, continues to be a growing customer challenge, " said Charlie Huang, executive vice president, Worldwide Field Operations and System and Verification Group at Cadence. "The Stratus platform leverages the best of the Forte and Cadence technologies, making it the most broadly applicable and usable high-level synthesis tool on the market today."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com.
|
Cadence Hot IP
Related News
- OKI IDS adopts Siemens Catapult High-Level Synthesis platform for design and verification services
- Fujitsu Kansai-Chubu Net-Tech Shortens Design Time by 40 Percent on 100G Transport System with Cadence High-Level Synthesis Solution
- Calypto Launches the Catapult 8 Platform: Third Generation High-Level Synthesis Technology
- Calypto Catapult High-level Synthesis Platform Chosen by Olympus for C-Based Design and Verification
- Cadence to Enhance High-Level Synthesis Offering with Acquisition of Forte Design Systems
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |