Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
AMIQ EDA Releases the DVT Debugger Add-On Module for the e language, SystemVerilog, Verilog, and VHDL
San Jose, CA -- March 03, 2015 -- AMIQ EDA, a pioneer in integrated development environments (IDEs) for hardware design and verification and a provider of platform-independent software tools for efficient code development, today announced the release of the DVT Debugger Add-On Module for the e language, SystemVerilog, Verilog, and VHDL, which simplifies and speed up code debugging.
Design and Verification Tools (DVT) is an integrated development environment (IDE) for the e language, SystemVerilog, Verilog, and VHDL, built on the Eclipse Platform. It helps design and verification engineers increase the speed and quality of new code development, easily understand complex source code, simplify the maintenance of legacy code and reusable libraries, accelerate language and methodology learning, and build UVM-compliant verification environments with ease.
The DVT Debugger is an optional add-on module to the DVT IDE. It integrates with all major simulators and provides advanced debugging capabilities. It is unique because it allows users to perform debugging from the same place where they develop their code. It practically eliminates the need to continuously switch between the editor – to understand the source code, and the simulator – to inspect variable values, to set, enable or disable breakpoints or to advance the simulation.
“Our customers have been asking us about the ability to add source code breakpoints directly from the DVT IDE, interrupt a simulation as desired, and easily explore a specific run-time context. Such capabilities have been already available for the e language and Cadence® Incisive® Enterprise Simulator since 2011, and now we made them available for SystemVerilog, Verilog, and VHDL and all the major simulators,” said Cristian Amitroaie, AMIQ EDA’s CEO.
The DVT Debugger Add-On Module enhances the DVT IDE with a new Debug Perspective that provides simulation controls like step over, step into, and resume. It also shows the simulation context in the editor and several dedicated views:
- Breakpoints View enables users to quickly inspect all breakpoints, enable or disable a specific break point or define conditional breakpoints.
- Debug View allows users to move up and down the call stack where the simulator stopped.
- Variables View displays the variables associated with the stack frame selected in the Debug View such as the arguments of the current function, locally declared variables, class members, and module signals. Users can change a variable value at runtime from this view.
- Expression View permit s users to define and watch expressions.
- Console View shows the simulation output and it allows users to enter simulator commands.
AMIQ EDA is exhibiting at DVCon 2015, Booth #405, on March 2 –4, 2015, in San Jose, CA and showcasing its products: DVT Eclipse IDE, DVT Debugger Add-On Module, Verissimo SystemVerilog Linter, and Specador Documentation Generator. To find out more, visit http://www.dvteclipse.com.
About AMIQ EDA
AMIQ EDA focuses on adding value to the design and verification domains through its code development and analysis tools. Since 2006, its core solution – Design and Verification Tools (DVT) – the first IDE for the e language, SystemVerilog, and VHDL, has helped engineers increase the speed and quality of code development and simplify maintenance and debugging, enabling them to complete their projects faster. Verissimo SystemVerilog Testbench Linter has enabled verification groups to improve testbench code reliability as well as implement their own specific guidelines and best coding practices. Specador Documentation Generator, which works in batch mode, automatically generates accurate and well-organized documentation from source code comments. For more information about AMIQ EDA and its solutions, visit http://www.amiq.com and http://www.dvteclipse.com.
|
Related News
- AMIQ EDA Releases Major Customer-Focused Product Line Update
- AMIQ EDA Introduces Duplicate Code Detection in Its Verissimo SystemVerilog Testbench Linter
- So-ADE Unveils Debugger for Use with Verific Design Automation's SystemVerilog, VHDL, UPF Parser Platforms
- AMIQ EDA Introduces New Capabilities in Its Verissimo SystemVerilog Testbench Linter
- MindTree develops 'e' to SystemVerilog language migration utility
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |