Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
eASIC Joins Hybrid Memory Cube Consortium
Santa Clara, CA – April 7, 2015 – eASIC Corporation, a fabless semiconductor company that delivers a custom integrated circuit (IC) platform (eASIC Platform), today announced that it has joined the Hybrid Memory Cube Consortium. The organization includes more than 150 members dedicated to the development and establishment of an industry-standard interface specification for Hybrid Memory Cube (HMC) technology.
“eASIC is delighted to join the HMC Consortium as a key contributor to the advancement of an industry standard interface which is being adopted in the market place for high performance storage and data center designs,” said Jasbinder Bhoot, Vice President of Worldwide Marketing at eASIC. “HMC technology is overcoming the limitations of current and near-term memory architectures to deliver greater levels of bandwidth, power efficiency and reliability, proving a good match for stringent system-level design requirements.”
The HMC Consortium is a working group made up of industry leaders that build, design-in or enable HMC memory technology. The goal of the consortium is to facilitate HMC integration into a wide variety of systems, platforms and applications by defining an adoptable, industry-wide interface that enables developers and manufacturers to innovate and expand the capabilities of the next generation of memory-based solutions.
About eASIC
eASIC is a semiconductor company offering a differentiated solution that enables us to rapidly and cost-effectively deliver custom ICs, creating value for our customers’ hardware and software systems. Our eASIC solution consists of our eASIC platform which incorporates a versatile, pre-defined and reusable base array and customizable single-mask layer, our ASICs, delivered using either our easicopy or standard ASIC methodologies, and our proprietary design tools.
We believe this innovative technology allows eASIC to offer the optimal combination of fast time-to-market, high performance, low power consumption, low development cost and low unit cost for our customers. eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Crescendo Ventures, Seagate Technology, Kleiner Perkins Caufield and Byers (KPCB) and Evergreen Partners.
|
Related News
- Hybrid Memory Cube Consortium Advances Hybrid Memory Cube Performance and Industry Adoption With Release of New Specification
- Hybrid Memory Cube Consortium Heralds 2013 as Turning Point for High-Performance Memory ICs, Gains Rapid Consensus for Final Specification and Decision to Renew Consortium
- Consortium to Accelerate Dramatic Advances in Memory Technology Announces New Members
- Synopsys Delivers Next-Generation Verification IP for Micron's Hybrid Memory Cube Architecture
- TekStart and Pico Computing Partner to Deliver Hybrid Memory Cube (HMC) Intellectual Property (IP) Solutions for Networking, Computing, and Processing Markets
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |