Atomic Rules Joins the 25 Gigabit Ethernet Consortium
AUBURN, NH – April 20, 2015 – Atomic Rules LLC announced today that it has joined the 25 Gigabit Ethernet Consortium as an adopter and member.
The 25G Ethernet specification boosts performance and reduces interconnect cost. Atomic Rules will also support the 50G definition included in 25G Ethernet, which offers even more bandwidth with fewer ports compared to 4 x 10 GbE.
“The looming ubiquity of 30 Gb FPGA transceivers convinced us that 25 GbE will disrupt existing 40 GbE roadmaps” said Shep Siegel, CTO of Atomic Rules. “Our membership in the 25G Ethernet Consortium will allow us to offer our clients cost-competitive IP solutions, where both high-throughput and low-latency are valued.”
Atomic Rules LLC is a New Hampshire based consultancy that provides rapid platform and application development capabilities on leading-edge FPGA devices.
For additional information on Atomic Rules visit www.atomicrules.com
|
Related News
- 25 Gigabit Ethernet Consortium Rebrands to Ethernet Technology Consortium; Announces 800 Gigabit Ethernet (GbE) Specification
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- 25 Gigabit Ethernet Consortium Members Validate Multi-Vendor Interoperability
- Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks
- BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |