USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
Samsung Ramps 10nm in 2016
FinFET Roadmap Aligns with TSMC's Plans
Jessica Lipsky, EETimes
5/22/2015 01:50 AM EDT
SAN FRANCISCO -- Samsung announced its next-generation process technology, a 10nm FinFET node, at a company event here. The announcement comes a month after Samsung detailed its 14nm process.
Samsung was shy on specs, but said the process node will be in full production by the end of 2016, about the same time as its rival TSMC. The Samsung 10nm process offers “significant power, area, and performance advantages” and targets a broad range of markets, said foundry senior vice president Hong Hao.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Efinix Partners with Samsung to Develop Quantum eFPGAs on 10nm Silicon Process
- Samsung Starts Mass Production of Its 2nd Generation 10nm FinFET Process Technology
- Cadence DFM Signoff Solutions Achieve Qualification for Samsung 28nm FD-SOI/14nm/10nm Process Technologies
- Rambus Partners with Samsung to Develop 56G SerDes PHY on 10nm LPP Process
- Samsung Completes Qualification of its 2nd Generation 10nm Process Technology
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance