Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
OmniPhy to Present "Designing IPs For Automotive Applications," at DAC 2015 in San Francisco
SAN JOSE, CA – May, 2015- OmniPhy has been selected to present at the 2015 Design Automation Conference from June 7 to June 11 at the Moscone Center in San Francisco.
The submission titled ‘Designing Analog IPs For Automotive Applications’ goes in depth into how traditional consumer silicon IP needs to be modified to become suitable for the automotive market. This includes things like working on protocol modifications, extended robustness and lifetime expectations, and enhanced diagnostics. The discussion also features a case study featuring the design of OmniPhy’s Automotive Ethernet (100Base-T1) IP, an extension of OmniPhy’s involvement in the Open Alliance.
“The big push in the automotive industry towards ‘autonomy’ and the ‘connected-car’ is driving a lot of new requirements into automotive semiconductors. Reliability is a significant concern as it impacts safety, recalls and potential litigation. Many of the new automotive-IP applications include connectivity and sensing which require analog-rich design implementations. These automotive applications require reliability and robustness in a harsh environment, requirements that the 3rd party IP marketplace traditionally has not been familiar with,” said Ritesh Saraf, CEO, OmniPhy. “OmniPhy has been working in the Automotive and Industrial Ethernet markets for some years now and will be sharing our experience with the broader community,” he added.
The specific location, time, and date, are provided below:
TRACK: SILICON DESIGN
TOPIC AREA: DESIGNER AND IP TRACK
When: Tuesday, June 9 at 4:30 – 6:00pm
Where: DAC Exhibit floor
About OmniPhy, Inc.
OmniPhy is a leading provider of specialized silicon-proven IP solutions for system-on-chip (SoC) Interface designs. The broad IP portfolio includes complete interface IP solutions consisting of controllers, PHY and verification IP for widely used protocols, analog IP and subsystems. With a robust IP development methodology, extensive investment in quality, IP prototyping and comprehensive technical support, OmniPhy enables designers to accelerate time-to-market and reduce integration risk. For more information on OmniPhy IP, visit http://omniphysemi.com.
|
Related News
- Agnisys to Present Functional Safety, Machine Learning, IoT Solutions, and More at the Design Automation Conference in San Francisco
- Stars of IP Party Shines at DAC 2015 in San Francisco
- IPextreme Takes Semiconductor IP to New Heights at DAC 2015 in San Francisco
- Faraday to Showcase FPGA-Go-ASIC Service at DAC in San Francisco
- Moortec will be exhibiting their In-Chip Monitoring Subsystem IP at DAC 2018 in San Francisco
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |