Open Source Core Advances
RISC-V shows advantages over x86 and ARM
Saleh Elmohamed
EETimes (7/13/2015 07:00 AM EDT)
A recent Berkeley workshop highlighted advances with RISC-V, an open source core already showing architectural advantages over commercial x86 and ARM cores.
In late June, Berkeley held a workshop to get to know what research has been underway on RISC-V. RISC-V is an open instruction set architecture (ISA) originally developed at Berkeley and based on established reduced instruction set computing principles. It is a minimal, modular ISA ready for hardware implementation, freely available to both academia and industry.
The workshop was sold out with 120 attendees representing 30 companies and 20 universities. The Berkeley speakers were in the minority, with other speakers from Australia, England, India, Italy and Switzerland.
It appears RISC-V is experiencing a bandwagon effect. Conversations in the hallways suggested multiple commercial efforts may be underway. The speculation was primarily due to the very active participation from the commercial engineering community.
The workshop's program emphasized past work and achievements but put even more emphasis on future challenges and research directions to pursue. Motivating talks covering multiple areas are fundamental to any successful systems workshop and particularly one of this type.
E-mail This Article | Printer-Friendly Page |
Related News
- Yocto Project Welcomes New Members, Advances Open Source Embedded Systems Through Momentum
- LeWiz Open Source LVDS Transceiver Design
- New RISC-V processors address demand for open source and performance
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
- Industry Leaders Launch RISE to Accelerate the Development of Open Source Software for RISC-V
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results