Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
Cadence Announces the Industry's First Memory Model for LPDDR5
New model simplifies SoC verification, speeding delivery of mobile and datacenter products
SAN JOSE, Calif. -- Oct 12, 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced the Cadence® Memory Model for the LPDDR5 standard. This new verification IP (VIP) product enables engineers to verify that system-on-chip (SoC) designs are compliant with the JEDEC interface standard, and that they can operate correctly in a system with the actual memory components. Validation of designs using the LPDDR5 memory model reduces the risk of mistakes, rework and delayed production, leading to faster production ramp-up and higher product quality.
LPDDR5 is the next generation of low-power DRAM and is designed to speed performance, improve signal integrity and reduce refresh times. It is widely anticipated to be used in both mobile and server applications. Due to its enhanced performance, phones and tablets are expected to gain laptop-class performance, with datacenter servers maintaining performance but consuming much less energy.
“By continually adding to the industry’s most complete and widely used memory model portfolio, Cadence enables customers to quickly take advantage of new standards such as LPDDR5 in their designs,” said Erik Panu, corporate vice president, IP Group at Cadence. “Our customers are eager to take advantage of the performance and power benefits of LPDDR5, and the early availability of these memory models can allow them to accelerate their adoption of this new technology with confidence.”
Availability
The new Cadence memory model for LPDDR5 is available now for pre-order by early adopters, with general availability scheduled for late Q4. To learn more about this product, go to www.cadence.com/news/LPDDR5Memory.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- OPENEDGES' 12nm LPDDR5/4 Memory Subsystem IP that Drives Innovation Licensed by ASICLAND
- OPENEDGES' LPDDR5 Memory Subsystem IP Licensed by Aisin for Automotive Application
- Cadence Announces Broad Next-Generation Memory Standard Support in Samsung Foundry's Advanced Process Technologies
- Cadence Announces Legato Memory Solution, Industry's First Integrated Memory Design and Verification Solution
- Cadence Announces Industry's First DDR4 Design IP Solutions Are Now Proven in 28nm Silicon
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |