Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
The IP companies creep toward an SoC
Jon Peddie, Jon Peddie Research
October 22, 2015
To build a truly heterogeneous SoC, you need at least four processors
The announcement of VeriSilicon’s acquisition of Vivante heats up the IP space, and puts pressure on Synopsys (which recently acquire Viralogic, which previously acquired ARC) to get a GPU, and VeriSilicon to get a CPU, so they can compete across the board with ARM and Imagination Technologies.
Synopsys has the ARC CPU, a RISC design not too dissimilar from ARM (and also developed in Cambridge). VeriSilicon has a DSP (LSI’s ZSP), but neither Synopsys, ARM, nor Imagination has a separate DSP core, although ARM (which added DSP extensions in the Cortex-M7), Imagination, and Synopsys have some DSP capabilities. And only Imagination and VeriSilicon have an ISP core, while Synopsys has an embedded vision processor as well as integrated ARC-based IP subsystems, and VeriSilicon has a new vision processor (VP), which is a new and growing category of dedicated processors for automotive and IoT platforms
E-mail This Article | Printer-Friendly Page |
Related News
- VeriSilicon's Vivante Vision Processor IP Enables ADAS for Mass Market
- Andes Technology and M31 Technology Collaborated on Optimal Power Efficiency CPU Implementation for IoT SoC Market
- Andes Technology Corporation Announces Quick-Start Design Package That Significantly Reduces Time to Market of SoC Designs
- ARM and Vivante see GPU SoC market share increases
- Faraday's IP and SoC Service Helps StorLink's 130nm Dual-CPU Network Processor to Penetrate Networking and Home Market
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India