MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
JEDEC Updates Standards for Low Power Memory Devices
ARLINGTON, Va., USA – NOVEMBER 18, 2015 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD209-4A, Low Power Double Data Rate 4 (LPDDR4) and JESD209-3C Low Power Double Data Rate 3 SDRAM (LPDDR3). The updates are designed to enhance performance capabilities for these mobile memory standards, which significantly boost memory speed and efficiency for mobile computing devices such as smartphones, tablets, and ultra-thin notebooks. Developed by JEDEC’s JC-42.6 Subcommittee for Low Power Memories, both updates are available for free download from the JEDEC website.
When first published in August 2014, LPDDR4 represented a dramatic performance increase over the prior version of the standard. In order to achieve even higher performance, the latest revision adds skew definitions between dies on the channel (rank to rank parameters such as tDQS2DQ_rank2rank and tDQSCK_rank2rank). These definitions address DRAM process variation and allow the SoC to better manage DRAM timing with less complexity. JESD209-4A also adds new eMCP (embedded multi-chip packages) and provides key errata missing from the original standard.
First published in May 2012, JESD209-3 LPDDR3 was designed to offer a higher data rate, improved bandwidth and power efficiency, and higher memory densities over its groundbreaking predecessor, LPDDR2. Still widely used in array of mobile products, this latest update to LPDDR3 offers new package configurations:
- 136-ball PoP (eMMC + LPDDR3)
- 272-ball dual-Channel POP
- 221-ball single channel MCP
In addition, lower DRAM densities addressing has been added and a “refresh multiplier” parameter (tREFIM = RM x tREFI) was also introduced.
“JEDEC remains committed to developing standards that meet the performance demands required by the latest mobile products, and that effort includes updating our existing standards to serve the industry’s needs,” said Mian Quddus, JEDEC Board of Directors Chairman.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- JEDEC Updates Standards for Low Power Memory Devices
- JEDEC Publishes New and Updated Standards for Low Power Memory Devices Used in 5G and AI Applications
- JEDEC Updates Standard for Low Power Memory Devices: LPDDR5
- JEDEC Publishes Update to LPDDR5 Standard for Low Power Memory Devices
- JEDEC Releases LPDDR4 Standard for Low Power Memory Devices
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |