32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
NXP Embraces 28nm FDSOI for MCUs
Peter Clarke, EETimes
1/18/2016 04:10 PM EST
PARIS—NXP is set to extend the use of 28nm fully-depleted silicon-on-insulator (FDSOI) process technology down to its low-power LPC microcontrollers, according to Goeff Lees, newly installed as general manager of MCU business at NXP Semiconductors NV.
Lees was speaking at an event to intended to emphasize that the enlarged NXP, after its merger with Freescale, is well place to offer processers, security and software for the Internet of Things in all of its various vertical applications, whether in the consumer, industrial, medical or automotives sectors.
E-mail This Article | Printer-Friendly Page |
|
NXP Hot IP
Related News
- sureCore PowerMiser Low Power SRAM IP Now on Samsung 28nm FDS Process Technology
- Cadence Custom/AMS Flow Certified for Samsung 28nm FD-SOI Process Technology
- Samsung Electronics Starts Commercial Shipment of eMRAM Product Based on 28nm FD-SOI Process
- Samsung Certifies Synopsys Design Platform for 28nm FD-SOI Process Technology
- Cadence DFM Signoff Solutions Achieve Qualification for Samsung 28nm FD-SOI/14nm/10nm Process Technologies
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process