M31 Technology Announces Its Release of TSMC's 28HPC+ ULL SRAM Compilers for the Intelligent Device Market
Hsinchu, Taiwan, March 14th, 2016 —M31 Technology Corporation, a leading silicon intellectual property (IP) provider, announced today its release of TSMC's 28HPC+ ULL SRAM Compilers for the Intelligent Device Market. These IP cores will enable designers to realize the features and benefits of a low power, high performance, and cost effective SoC design.
Hsiao-Ping Lin, Chairman and CEO of M31, says “M31 has developed various IP solutions on TSMC 28HPC+ process. Among these IP products, TSMC’s 28HPC+ ULL (Ultra Low Leakage) SRAM Compilers feature one of the lowest power characteristics in the market. The new M31 IP technology with its "Green Low Power" design approach, available in the first quarter of 2016, is a complete set of solutions for advanced low-power SoC designs.”
"28HPC+ enhances the very successful 28HPC process,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “With the 28HPC+ process, customer SoCs can operate at a higher speed with the same power consumption, or with lower leakage at the same operating speed. The combination of the TSMC 28HPC+ leading process and M31 IP enable customers to realize the benefits of performance and power in developing their cutting-edge products."
M31 28HPC+ IP solutions include a complete set of Green Low Power memory compilers, which are “One Port Register File,” “Two Port Register File,” “High Density Single Port SRAM Compiler,” “High Density Dual Port SRAM Compiler,” and “High Density VIA ROM Compiler.” All M31 28HPC+ memory compilers are fully featured, supporting multiple power saving modes. Based on the design requirements, a designer is able to choose the most optimized power-saving mode to compile a memory, for the purpose of long battery life of the mobile device.
In addition, there are two design kits available, Low Power Optimization Kit and Power Management Kit to further maximize designs for high speed and low power. These power-saving methodologies are applicable to all of the following cell libraries: High Density 7-Track Library, General Purpose 9-Track Library, and Ultra-High Speed 12-Track Library.
Furthermore, M31 also develops differentiated high speed interface IP solutions on 28HPC+ process for other applications. These IP are USB PHY for USB applications, PCIe PHY for Solid-State Drive (SSD) market, MIPI D-PHY for mobile devices, and MIPI M-PHY for Universal Flash Storage (UFS) applications. Such IP can solve the needs of interoperability in various types of mainstream intelligence devices.
With M31’s various IP on TSMC’s 28HPC+ process, these solutions enable chip designers to implement lower power, higher performance, and smaller die area for intelligent devices in the applications of mobile audio/video, smart autonomous vehicles/airplanes, automotive electronics, and global positioning systems, among others.
ABOUT M31 TECHNOLOGY
M31 Technology Corporation is a professional silicon intellectual property (IP) provider. The company was founded in July, 2011 with its headquarters in Hsinchu, Taiwan. M31’s strength is in R&D and customer service. With substantial experiences in IP development, IC design and electronic design automation fields, M31 focuses on providing high-speed interface IP, memory compilers and standard cell library solutions. For more information please visit www.m31tech.com
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- M31 Technology's Diversified TSMC 28HPC+ ULL Memory Compilers Empower More Flexible SoC Design Architecture
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- TSMC's N7+ Technology is First EUV Process Delivering Customer Products to Market in High Volume
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- Faraday Unveils Enhanced Gigabit Ethernet PHY on UMC's 28HPC+ Process
Breaking News
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |