Credo 16-nm 56G PAM-4 SerDes IP Now Available
Delivers Advanced IP on the TSMC 16-nm FinFET+ Process
Milpitas, Calif., March 14, 2016 – Credo Semiconductor, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announcedthat its56Gbps PAM-4 SerDes IP is available for the TSMC 16-nm FinFET+process. Based on Credo’s unique analog architecture that deliverslow power and high performance, thenew SerDes IPcan be leveraged by ASIC, SoC and systems designers to dramatically increase bandwidth indata centers, enterprise networks, and high-performance computing applications.
“We continue to provide our high-profile semiconductor and networking customers a migration path to the industry’s fastest data rates with cutting-edge performance and extremely low power,”said Jeff Twombly, vice president of business developmentat Credo. “Credo’s unique analog architecture delivers a compelling solution for optimizing power and performance as our customers move from single-lane 28G connections to single-lane 56G connections. As important, our solutions enable innovations at the sytem level that meet the accelerating demand for higher bandwidth in data centers.”
Credo has demonstrateditssolution by driving a 56G PAM-4 signal, error free,across a variety of copper cable lengths. Credo also has a wide range of previously announced 28G and 56G SerDes IP available.
Supporting the speed and modulation schemes in definition by emerging IEEE and OIF CEI standards, the new Credo 56G PAM-4 SerDes IP is ideal for use innext-generation chip-to-chip, chip-to-module, chip-to-backplane and cable solutions targeting 100G and 400G networks. It can also be used in existing networks to provide 10G, 25G, 40G and 50G connectivity with extended reach.
Availability and Deliverables
The Credo 56G PAM-4 SerDes IP is available now on the TSMC 16-nm FinFET+ process and is expected to be available Q2 2016 on the TSMC FinFET Compact (FFC) process. Deliverables include user and SoC integration guides; netlist; timing library; register map; Verilog, ATPG, and IBIS-AMI models; LEF views; Layout Versus Schematic (LVS) and Design Rule Check (DRC) reports.
Companies interested in learning more about the company’s current silicon and intellectual property engagement options, as well as future developments, should contact sales@credosemi.com.
About Credo Semiconductor
Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. The company makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced processing nodes and with complementary product families focused on extending reach and multiplexing to higher data rates. Credo is headquartered in Milpitas, California and has offices in Shanghai and Hong Kong. For more information: www.credosemi.com.
|
Credo Semiconductor Hot IP
Related News
- Credo 16-nm 28G and 56G PAM-4 SerDes Now Available on TSMC FinFET Compact Process
- Credo Demonstrates Single-Lane 112G and 56G PAM-4 SerDes IP at TSMC OIP Forum
- Credo Demonstrates 112G PAM4 and 56G PAM4 SerDes IP Solutions at TSMC 2018 Technology Symposium
- Credo Demonstrates Single-Lane 112G and 56G PAM4 SerDes IP Solutions at TSMC 2017 OIP Ecosystem Forum
- Credo Demonstrates 56G PAM-4, 56G NRZ and 28G NRZ SerDes Technology at DesignCon
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |