Sidense Exhibiting Secure and Reliable 1T-OTP at TSMC 2016 China and Taiwan Symposiums
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Ottawa, Canada and San Jose, Calif. -- May 12, 2016 -- Sidense will be exhibiting at both the China and Taiwan TSMC Technology Symposiums. Stop by the Sidense booth to find out how low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP, available from 180nm to 20nm including HV and BCD process nodes, can be a key component in your Smart Connected designs.
Where and When
China
- Tuesday, May 17
- Intercontinental Hotel Shenzhen
- Overseas Chinese Town, Nan Shan District
- Shenzhen, 518053, China
Taiwan
- Thursday, May 26
- Ambassador Hotel Hsinchu
- 10F, No.188, Sec. 2, Zhonghua Rd.
- Hsinchu City, Taiwan R.O.C. (300)
For more information or to schedule a meeting with Sidense please contact:
- China: Tao Wang (twang@sidense.com, 86-186-2102-9669)
- Taiwan: Morse Wang (morse@sidense.com, 886-9200-08958)
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 150 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 500 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
About the TSMC Technology Symposiums
The 22nd annual TSMC Technology Symposiums provide first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans.
|
Related News
- Sidense Exhibiting its 1T-OTP Memory Solutions at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Sidense Exhibiting at TSMC 2016 North American Technology Symposiums
- proteanTecs' UCT to be Exhibited at the TSMC 2021 Online Technology Symposiums for North America, Europe and Taiwan
- Sidense Exhibiting at TSMC 2017 North American Technology Symposiums
- Sidense Demonstrates Successful 1T-OTP Operation in TSMC 16nm FinFET Process
Breaking News
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |