Universal Chiplet Interconnect Express (UCIe 1.0) Controller
RFEL Supplies HyperSpeed FFT IP Core to Arizona Radio Observatory
July 20, 2016 -- RFEL is supplying one of its HyperSpeed FFT™ IP cores to the Arizona Radio Observatory (ARO) at the University of Arizona in Tucson, Arizona. They are developing a new high performance radio astronomy spectrometer system where RFEL’s core forms a key component to improve sideband separation in their heterodyne receivers. To support the receiver’s wide signal bandwidth, the core utilizes parallelism to operate at a high input data rate of over 10 Giga samples per second.
“Radio astronomy is a perfect example of how our expertise can provide solutions that cannot be found elsewhere,” explained Dr. Alex Kuhrt, RFEL’s CEO. “Radio telescopes generate huge amounts of data that have to be processed without loss to extract signals. This requires specialist skills to create solutions that can handle this amount of data whilst retaining the mathematical precision. Our HyperSpeed FFT core is configured to match the demanding research needs of the ARO giving them the throughput and performance required.”
Ad |
Variable FFT (run time choice of FFT size) N-Point FFT/IFFT High-performance Low-memory Mixed Radix FFT |
A fixed length, 8192-point, complex Fast Fourier Transform (FFT) is implemented using RFEL’s HyperSpeed architecture, with an internal complex data parallelism of 32, which will be clocked at 160 MHz. The input bit format is12-bit signed two’s complement and the input data is subject to a time-domain window function with user-programmable coefficients allowing flexible selection of window types. The bit width will increase to 18 bits at the output of the core.
RFEL’s cores can support variable bit widths for all calculation stages throughout the data path and in the ARO core. The bit widths are manipulated to ensure mathematical precision is maintained allowing the core to meet the SFDR requirements. With ARO, RFEL is optimizing the rounding schemes and bit growths within the data paths. Convergent rounding will provide the lowest Signal to Noise Ratio (SNR) but with potential structure to the noise, whilst statistical rounding will result in slightly higher SNR, but with far less structure.
Robert Freund, principal engineer at ARO, concluded, “RFEL are real experts at providing cutting edge solutions that push the boundaries, enabling us to create more sensitive solutions. Standard off-the-shelf products just cannot deliver the performances that RFEL are able to achieve. The ARO operates two radio telescopes at millimeter wavelengths. Our facility receivers now cover the seven atmospheric windows from 4mm to 0.4mm and are used for both continuum and spectral line observations. The new wideband spectrometer will be a facility instrument that can be used with any receiver.”
The ARO is funded in part by AST-URO grant # 1140030 from the National Science Foundation.
RFEL specialises in novel signal processing architectures and optimal VHDL coding that enables complex designs to utilise less FPGA resources without compromising overall system performance. In the case of ARO, the FPGA is a Xilinx Virtex 7 using Xilinx’s Vivado Design Tool.
Other solutions for Radio Astronomy that RFEL has created include cores for the Max Planck Institute for Radio Astronomy and a study contract with Oxford University for the Square Kilometer Array that will become the world’s largest radio telescope.
|
Related News
- RF Engines'HyperSpeed Plus offers unprecedented FPGA performance with 52 Giga Samples per Second Pipeline FFT cores
- Further contract successes for new HyperSpeed and HyperLength FFT cores from RF Engines
- RF Engines's HyperSpeed and HyperLength FFT Cores dramatically increase performance ranges of FFT
- Omni Design Technologies Offers Swift™ Data Converters for Advanced Software Defined Radio (SDR) Solutions
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |