Chip Process War Heats Up
Rick Merritt, EETimes
9/12/2016 09:00 PM EDT
SAN JOSE, Calif. – Although volumes are still small, fully depleted silicon-on-insulator could grow rapidly in the wake of Globalfoundries’ plans for a 12nm process. Whether Samsung or a new fab coming up in Shanghai will adopt FD-SOI will be a big factor, said veteran market watcher Handel Jones of International Business Strategies.
Ironically in a semiconductor industry traditionally focused on the next big thing, the aging 28nm node is likely to be the biggest process off all through 2025, according to the current IBS forecast.
The FinFET processes adopted by top chip makers Intel, Samsung and TSMC provide the highest performance and lowest power consumption. However in a 14nm equivalent, FD-SOI supports 16.8% lower cost per gate than FinFETs, Jones said. It also provides about 25% lower design cost and risk of needing a re-spin, he added.
E-mail This Article | Printer-Friendly Page |
Related News
- AMD Acquisition of Xilinx Heats Up Competition with Intel
- S2C Announces Next-Gen Prodigy MDM Pro to Simplify and Speed Up FPGA Prototyping Debug Process
- SkyWater Licenses Key FDSOI Technology from MIT Lincoln Laboratory, Moves Up Availability of its 90 nm Strategic Rad-Hard by Process Offering
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
- Memory interface IP sector heats up
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results