SureCore SRAMs design-ready, says CEO
Peter Clarke, EETimes Europe
October 06, 2016
First tape-outs could come as soon as the first quarter of 2017 for memory intellectual property licensor SureCore Ltd. (Sheffield, England), according to company CEO, Paul Wells.
SureCore is ready to supply all the necessary materials to enable design-in of its SRAMs for both ST's 28nm FDSOI process and the 40ULP process from TSMC, he said.
The company has been developing its technology after being founded in 2011. Paul Wells, told EE Times Europe that to license IP successfully it is necessary to have silicon-proven design as multiple EDA views, models and libraries.
E-mail This Article | Printer-Friendly Page |
|
Related News
- CEO interview: Paul Wells of SureCore on low power memory and China
- sureCore pushes the SRAM voltage envelope to below 0.5V for the first time
- EU chip plan would cost €500bn, says NXP CEO
- Next generation intelligent wearables enabled by sureCore's ultra-low power memory
- Intel to invest $95bn in Europe over 10 years, says CEO
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance