SEAKR Selects Rambus SerDes and Security IP for Aerospace and Satellite Communications
SUNNYVALE, CA, and CENTENNIAL, CO – October 16, 2019 – Rambus Inc. (NASDAQ: RMBS), a premier silicon IP and chip provider making data faster and safer, today announced that SEAKR® Engineering, a leading-edge provider of advanced electronics for space applications, selected the Rambus 28G Multi-protocol LR SerDes PHY and the CryptoManager Root of Trust for its next-generation ASIC and FPGA designs.
“We’re delighted that SEAKR has chosen Rambus high-speed interface and defense-grade security cores to provide their customers innovative and silicon-proven technologies,” said Sean Fan, chief operating officer at Rambus. “Leading-edge IP solutions are mission critical to addressing the system design challenges for aerospace and satellite communications. Rambus best-in-class power, performance and area (PPA), including versatile and multi-protocol SerDes solutions and silicon-proven architecture were key differentiators in SEAKR’s decision.”
Today’s aerospace hardware contains highly-complex microelectronics that include advanced processing, data storage, and data communications capabilities. It is important to deliver both the performance needed by aerospace hardware and the means to ensure the data processed, stored and communicated remains secure. Our industry-leading interface and security IP solutions make possible faster, more secure, mission-critical electronic systems.
The Rambus portfolio of silicon IP provides a one-stop-shop for high-speed interface and security IP. The 28G Multi-protocol LR SerDes PHY is designed with a system-oriented approach, taking the interface, interconnect and channel into account to optimize performance and maximize flexibility for today’s most challenging system environments. The CryptoManager Root of Trust is a family of fully-programmable secure co-processors that provides a foundation for system security anchored in hardware and protect against a wide range of attacks with state-of-the-art anti-tamper and security techniques.
“Rambus’ ability to provide IP solutions for both moving and securing data with state-of-the-art performance was a key benefit in the selection process,” said Tony Lowry, ASIC program manager at SEAKR. “We are delighted to partner with Rambus as a valued silicon IP provider for both high-speed interfaces and embedded security, enabling SEAKR to support the advanced performance and data security needs for our aerospace customers, bringing these complex systems to market more quickly.”
For more information on Rambus SerDes PHY offerings, please visit rambus.com/serdes. Find out more details on Rambus security solutions at rambus.com/cryptomanager.
|
Related News
- Rambus Announces Tapeout and Availability of 112G Long Reach SerDes PHY on Leading-edge 7nm Node for High-Performance Communications and Data Centers
- Rambus and GLOBALFOUNDRIES to Deliver High-Speed SerDes on 22FDX for Communications and 5G Applications
- Boeing Licenses Rambus DPA Countermeasures to Protect Critical Aerospace and Defense Systems from Security Threats
- Rambus Safeguards Accelerated Computing with FPGA-targeted Security IP
- Rambus Delivers Quantum Safe IP Solutions with Next-Generation Root of Trust for Data Center Security
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |