Attopsemi Technology Attended 4th Japan SOI Symposium and Presented a Talk "I-fuse: A Disruptive OTP Technology"
Hsinchu, Taiwan, - Nov 20, 2019 -- Attopsemi Technology attended SOI Symposium on October 30th, 2019 in Yokohama, Japan and provided a talk “I-fuse™: A Disruptive OTP Technology”. The event was a huge success and attracted several hundreds of attendees.
In a well-received speech during the EDA/IP Session, Shine Chung, Chairman of Attopsemi, presented the topic “I-fuse™: A Disruptive OTP Technology ” In the OTP(One-Time Programmable) IP technologies, we defied the conventional wisdom of breaking a fuse to maintain a permanent programmed state forever, Attopsemi’s I-fuse™ is actually a “non-breaking” fuse. “I don’t mind to break a fuse, but I do care about breaking a fuse by explosion”, said Shine Chung, Chairman of Attopsemi. “The I-V curve of programming a fuse beyond the break point actually shows more like an explosion. The anti-fuse OTP also ruptures gate oxide by explosion. On the contrary, I-fuse™ is a disruptive OTP technology without disrupting a fuse.”
Comparing with the other OTP technologies on 22nm and beyond, I-fuse™ can be programmed at 1.0V, while the other anti-fuses need 4-5V to program. I-fuse™ can be programmed at 1.0mA, while the eFuse needs up to 100mA to program. “We had small IP size because we don’t need charge pumps as in anti-fuse or floating-gate OTP. We had low program voltage than the anti-fuse because ours is current programming. We had low program current because we program our I-fuse™ below a catastrophe breaking point, which is different from conventional eFuse OTP.” stated by Shine Chung.
An I-fuse™ OTP that can be read with merely 0.4V and 1uA was also mentioned in this symposium with details. “We defied the conventional wisdom of using a MOS as an amplifier that requires to be biased in high voltage and high current to sense the resistance. Instead, we used time-based sensing techniques that never used in memory design before,” said Shine Chung, “By using MOS as switches to enable discharging two capacitors, through cell and reference cell respectively, and compare the discharge rates, the resistance in the cell can be determined higher or lower than the reference resistance so as to convert into logic data. The read energy consumed is only 1/100 of the conventional sensing, which is good for energy harvest IoT application. Eventually most IoT devices will be battery-less.”
For more information, please visit Attopsemi website
About Attopsemi Technology
Founded in 2010, Attopsemi Technology is dedicated to developing and licensing fuse-based One-Time Programmable (OTP) IP to all CMOS process technologies from 0.7um to 7nm and beyond in various silicided polysilicon, HKMG, FDSOI and FinFET technologies. Attopsemi provides the best possible OTP solutions for all merits in small size, low voltage/current programming/read, high quality, high reliability, low power, high speed, wide temperature and high data security. Attopsemi's proprietary I-fuse™ OTP technologies have been proven in numerous CMOS technologies and in several silicon foundries.
|
Related News
- Attopsemi Technology Attended ChipEx2019 and Presented a Speech "I-fuse A Disruptive OTP (One-Time Programmable)"
- Attopsemi Technology Presented "I-fuse: Dream OTP Finally Comes True" and won the best Innovative IP award on IP SoC 2019 China
- Attopsemi Technology Attended SemIsrael 2018 and Presented a Talk "100% Testable OTP for Automotive"
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Attopsemi's Revolutionary I-fuse® OTP Silicon-Proven on FinFET Technology
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |