ChipIdea's Analog Front-End for Power Line Communications Modem sucessfully integrated in INSONET transceiver chip
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
February 4, 2003 - Following the silicon verification of ChipIdea's Analog Front-End for Power Line Communications, the core was further enhanced and integrated with a powerfull OFDM BaseBand processor into a single chip. Test results show improved performance over the first silicon version.
Chipidea's Analog Front-End solution for Power Line Communications is a macro-block with I/Q receive and transmit port that includes signal conversion, filtering, frequency translation, and synthesis functions necessary to interface an OFDM baseband processor to the Power Line.
Associated INSONET technology has demonstrated up to 10Mbps over Power Lines, with a 4.268MHz OFDM signal bandwidth flexibly allocated between 10MHz to 30MHz.
Test results show the transmitter achieving up to 56dB SFDR and 47dB SINAD. The receiver performance exceeds 54dB SINAD.
Current consumption, for a 3.3V power supply, is around 200mA in full operation.
This CI7118ja block has been designed in 0.35um CMOS technology, and is retargetable towards any sub-micron CMOS technology with 2.5V/ 3V/ 5V supply, with double poly option.
|
Related News
- Chipidea extends its IP Portfolio for Video applications with a new very compact 210MHz Analog Front-End (AFE) in 0.13um CMOS technology
- Omni Design's High Performance Analog Front Ends are Adopted in Socionext's Next Generation Communications SoCs
- AnSem announces the availability of an Analog Front End that makes Power Line Communication for smart grids more reliable
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- S3 Group announces world's first fully integrated, single conversion radio to be used in devices, transceivers and modem operating off the Iridum network
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |