Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
HyperTransport licence for FPGAs
HyperTransport licence for FPGAs
By David Larner, Embedded Systems
August 14, 2001 (10:31 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010814S0025
Xilinx has licensed HyperTransport technology intellectual property (IP) from API NetWorks. A HyperTransport technology IP core is to be made available in future designs of Xilinx' Virtex family of FPGAs. HyperTransport is a new high-speed, point-to-point link for ICs and is designed to reduce the number of buses within a system. It was developed to enable the chips inside of PCs and networking and communications devices to communicate with each other up to 24 times faster than with existing technologies.
Related News
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- IP block secures FPGAs with one external IC
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Nextera-Adeas ST 2110 IP cores are now available on Intel FPGAs
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |