Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
Get2Chip Joins Virtual Silicon's EDA Ambassador Program
Get2Chip Joins Virtual Silicon's EDA Ambassador Program
SAN JOSE, Calif.--(BUSINESS WIRE)--July 24, 2001--Get2Chip Inc., the electronic design automation (EDA) supplier of system-on-chip (SOC) synthesis, today became a member of the EDA Ambassador Program sponsored by Virtual Silicon Technology, Inc. The move was designed to enable integration between Virtual Silicon's broad line of SoC IP and Get2Chip's VOLARE(TM) SOC synthesis design flow.
Current design implementation methodologies that target the electronic system level (ESL) ignore the physical world until late in the design cycle. Get2Chip's VOLARE considers physical implementation issues during the creation of a new architecture, while Virtual Silicon provides intellectual property (IP) components.
``Virtual Silicon provides IP components for complex SOC designs and readily supports the efforts of innovative tool providers,'' stated Taylor Scanlon, president and CEO of Virtual Silicon. ``We are pleased to partner with Get2Chip and their customers in simplifying the difficult task of SOC design through higher levels of abstraction.''
``Today's designers must consider physical effects early in the design process for best results on critical timing and die size,'' adds Bernd U. Braune, Get2Chip's president and CEO. ``Working with Virtual Silicon to connect to our SOC synthesis will make designing chips more practical and tape outs more predictable.''
About Get2Chip
Get2Chip, Inc., was launched in early 2000 by semiconductor veterans and chip design tool experts from LSI Logic, VLSI Technology, Synopsys (Nasdaq: SNPS) and Mentor Graphics Corporation (Nasdaq: MENT - ). Its breakthrough front-end tool suite, VOLARE(TM), provides fully integrated, multi-level synthesis that offers the flexibility to do chip design at the architectural, register transfer (RTL) or gate level. VOLARE has been developed for complex SOC designs in ultra-deep submicron silicon technology, targeted toward networking and telecommunications, wireless communications and multimedia applications. Its TOPOMO(TM)integrates and automates block partitioning, block placement, global routing and synthesis into one front-end integrated circuit (IC) design tool. Get2Chip is privately held and has development centers in San Jose, Calif., and Munich, Germany. Corporate headquarters: 2107 North First Street, Suite 350, San Jose, Calif. 95131. Telephone: (408) 501-9600. Facsimile: (408) 501-9610. Email: info@get2chip.com. Web Site: http://www.get2chip.com.
Get2Chip and VOLARE are trademarks of Get2Chip. Get2Chip and Virtual Silicon acknowledge trademarks or registered trademarks of other organizations for their respective products and services.
Contact:
Nanette Collins
Public Relations for Get2Chip
(617) 437-1822
nanette@nvc.com
or
Jim Lochmiller
Public Relations for Get2Chip
(541) 552-0616
lochpr@yahoo.com
Related News
- Virtual Silicon Technology Joins Simplex's IP Power Grid Library Program
- Siemens joins Intel Foundry Services' EDA Alliance program
- Thalia's IP reuse platform joins Cadence Connections EDA Program
- Forza Silicon Joins Tower Semiconductor's Authorized Design Center Program
- Silicon Image Joins Verisity's Pure IP Program; Provides Automated Process for Integrating Silicon Image's SATA, HDMI and DVI IP
Breaking News
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |