Fujitsu bases VoIP phone IC on a customized DSP engine from ARC International
Fujitsu bases VoIP phone IC on a customized DSP engine
By EE Times
May 1, 2003 (3:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030501S0060
Sunnyvale, Calif. - The IP-Phone voice-over-Internet Protocol chip from Fujitsu Microelectronics America Inc. includes a customized DSP engine, VoiceDSP, based on a core from ARC International plc (Elstree, England). The DSP engine is integrated with a RISC coprocessor to provide hardware acceleration, and with an Ethernet switch, memory controller and peripheral functions. Target applications for the VoIP chip include Internet telephony and media-termination adapter applications for small office/home office and other cost-sensitive applications. Its architecture is scalable to support future applications, the company said. Keith Horn, vice president of marketing, said the chip was designed to overcome processing, power and cost "deficiencies" in competing products. "Carrier suppliers could only choose among standard products designed for general-purpose applications," he said. "Voice-DSP leverages our system-on-chip technology and proven [intellectual-property] blocks to meet our customers' specific requirements." The chip runs as a custom DSP with two multiplier-accumulators and a matrix processor, supporting multichannel speech vocoders and telephony functions. Fujitsu's IP-Phone chip is built in a 0.18-micron process. It includes a 3.3-volt I/O with a 1.8-V core and JTAG interface in a 256-pin quad flat pack. Pricing starts at $12 in 10,000-unit quantities. The reference design board and associated software are available now. Call (858) 521-4260
www.fma.fujitsu.com/asic
Related News
- ARC Engine Powers Fujitsu's Award Winning WiMAX SoC Solution
- Toshiba and HelloSoft demonstrate low-cost, DSP-free VOIP phone
- ARM and HelloSoft demonstrate low cost VOIP phone on single DSP-enhanced ARM Core
- Synopsys Advances Processor IP Leadership with New ARC DSP IP Solutions for Low-Power Embedded SoCs
- Retune DSP's Wake Word Engine Now Available for CEVA Audio/Voice DSPs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |