Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
DSP Group to license Siliver baseband processor next-generation GSM handsets
DSP Group to license Siliver baseband processor next-generation GSM handsets
By Semiconductor Business News
July 13, 2001 (1:19 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010713S0052
SANTA CLARA, Calif. -- DSP Group Inc. here announced it will license a combination baseband processor/radio-frequency (RF) core for next-generation handsets based on the global system for mobile communications (GSM) standard. Co-Developed by DSP Group and a French design house called Stepmind, the Silver-1 core enables systems manufacturers to build a dual-mode handset based on the GSM/GPRS/EDGE standards. Silver-1 will not be sold as a standard product. Instead, the chip will be licensed to OEMs and chip makers. The chip combines Stepmind's RF chip and DSP Group's most advanced digital signal processor (DSP), dubbed the PalmDSPCore. Supporting wireless data rates up to 248-kilobits-per-second, the Silver-1 is designed for Class 12 GSM/GPRS/EDGE applications.
Related News
- CEVA Powers DSP Group's Next-Generation Ultra-Low-Power Always-On Voice Processor
- Mindspeed 3G/4G/LTE Baseband Solution Deploys CEVA DSP Processor to Deliver Best-in-Class Performance for Next-Generation Base Stations
- Toshiba Selects Cadence Tensilica Vision P6 DSP as Image Recognition Processor for its Next-Generation ADAS Chip
- Cadence Launches Next-Generation Tensilica High-Performance ConnX Baseband DSP Family
- Huawei Adopts Target's IP Designer Tool-Suite to Build Next-Generation Baseband DSP
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |