eASIC Completes Tapeout of 0.13 micron Configurable Platform
eASIC Completes Tapeout of 0.13 micron Configurable Platform
The Platform Features 1.2 Million Configurable Logic Gates and Includes Via-Configurable SRAMs and I/O Cells
SANTA CLARA, Calif.--(BUSINESS WIRE)--Jan. 28, 2002--eASIC® Corporation today announced that it has completed tapeout of its 0.13 micron platform with embedded configurable logic and support modules. The 25mm2 platform design includes an array of 24 eASICore® blocks providing 1.2 million gates of configurable logic, 1Mbit of configurable SRAM, via-configurable I/O pads (eI/Os) and system controller to support arrays of eASICore modules. The eASICore product is licensable silicon IP aimed at providing SoC and ASIC designers with a cost-effective and fast-turn solution to cope with today's deep submicron design challenges.
"We view this release as a major milestone. As tooling cost at 0.13 micron approaches $1 million, high-density configurability is becoming mission-critical," said Zvi Or-Bach, eASIC President and CEO. "Our 0.13 micron release comprises a full set of modules for platform-based design. Our eASICore and other IP components are designed to facilitate and accelerate SoC development for communications, networking and emerging market applications. This family of products enables the development of high-performance reconfigurable SoC."
eASICore®
The patented eASICore technology allows for configurable logic blocks to be embedded into user designs in a fast, easy to implement, and cost-effective manner. This breakthrough technology combines SRAM-based logic cells with mask-customizable metal interconnection.
eASICore is a hard, configurable IP core that occupies 0.43 mm2 (in 0.13 micron technology) and implements about 50K logic gates in a single block. Arrays of eASICore blocks can be embedded in users' SoC designs to support large amounts of rapidly configured logic. Users can implement designs on the eASICore using standard ASIC synthesis and Place & Route tools. The 0.13 micron configurable logic fabric uses the first 4 metal layers, leaving the top metal layers for interconnect. The customization of the eASICore logic is performed by bit-stream loading of the SRAM-based logic. Two connectivity options are available:
- As few as 2 metal layers can be used for eASICore cell routing, reserving additional layers for over-the-cell routing.
Alternatively, up to 4 metal layers can be used for eASICore cell routing, using either custom metal, or the patented eASIC routing structure that is customized using a single-via mask layer.
About eASIC
eASIC Corporation is pioneering a breakthrough approach of configurable logic cores for System-on-Chip and platform-based designs. Its configurable logic IP core, called eASICore, offers high performance and density with ease-of-design, rapid time-to-market and reduced development cost.
eASIC Corporation is a privately held company based in San Jose, California. Part of its R&D activity is performed by its wholly owned design subsidiary in Romania. eASIC's technology is protected by US patents: US 6,194,912, US 6,236,229, US 6,245,634, US 6,331,733,US 6,331,789 , US 6,331,790 and additional pending patents. http://www.eASIC.com
Contact:
eASIC
Mike Timlin, 408/264-7128
mike@eASIC.com
Tsipi Landen, 408/264-7128
tsipi@eASIC.com
www.easic.com
Related News
- Jazz Semiconductor Delivers Next-Generation 0.13 Micron Process Platform Focused on Advanced Analog and RF Systems on Chip
- eASIC Successfully Qualifies Structured eASIC in 0.13 micron Silicon
- Mentor Graphics Introduces its High-Speed USB-Certified PHY for Embedded Host Applications in the SMIC 0.13 micron Process
- Mentor Graphics and TSMC Provide TSMC-Qualified Process Design Kit for 0.13 micron Mixed-Mode and RF Design
- UMC and Integrand Partner to Bring Advanced Capabilities to 0.13 Micron RFCMOS Designers
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |