Agere revamps DSP, ARM interface in mobiles
Agere revamps DSP, ARM interface in mobiles
By Robert Keenan, CommsDesign.com
August 12, 2003 (5:51 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030812S0029
WAYNE, N.J. Agere released a messaging interface Tuesday(Aug. 12) that could change the way DSP and ARM microprocessor cores exchange data and control commands in the baseband section of a mobile phone architecture. The baseband processing section of a mobile phone typically houses a DSP core handling Layer 1 processing tasks and an ARM processor handling control functionality. The processor cores rely on AT commands to exchange information. According to Agere, the AT command creates several problems in mobiles, including the lack of parallel processing, an unproven multiplex protocol and the need for non-standard AT commands to control the GPRS engine. Agere said its new messaging interface overcomes these limitations by using software that enables parallel processing, allowing simultaneous data and control commands over a single physical interface. The interface also supports packet-switched operation. Agere expects to includ e the messaging interface in a GPRS chip set being delivered to select customers in the fourth quarter. The chip sets will be generally available in early 2004.
Related News
- ARM Extends Software Interface Standard with DSP Library
- ARM Announces Availability Of DSP Interface Specification
- LC3plus audio codec optimized for ARM®, RISC-V, HI-FI & Kalimba™ DSPs for Bluetooth® LE Audio are available for Immediate Licensing
- Oski Technology Launches Formal Verification IP Portfolio for ARM AMBA Interface Protocols
- Cadence Modus Test Solution Enables Support for Safety-Critical SoC Designs Using ARM MBIST Interface
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |