Voltage Monitor with Digital Output (Multi-domain supply monitoring), TSMC N3E
Solid State System (3S) Standardizes on Tensilica's Xtensa Processor for Future SOC Development; For Use in High-Volume Consumer Applications
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
SANTA CLARA, Calif. & TAIPEI, Taiwan--(BUSINESS WIRE)--Sept. 15, 2003-- Tensilica(R), Inc., the leading provider of configurable and extensible processors, today announced that Solid State System Co., Ltd., of Hsinchu, Taiwan, popularly called 3S, has licensed the Xtensa(R) processor. 3S plans to standardize on Tensilica's Xtensa processor for future system-on-chip (SOC) development, to fulfill the increasing requirements of configurable and reliable processor's performance from leading consumer applications."Tensilica proved that the Xtensa processor could be configured for many demanding applications," stated Jeffrey Lin, President of 3S. "As a leading company of Flash memory controller for a variety of applications, we admire the merits of the flexibility of the Xtensa architecture. We plan to base future SOC development on Xtensa."
"Having a full team in Taiwan allowed us to work closely with 3S even during this challenging time with SARS, travel restrictions and global recession," said Bernie Rosenthal, senior vice president of sales and marketing for Tensilica. "We're very pleased that 3S has chosen our processor for their innovative new consumer products, and we look forward to future designs."
About Solid State System
Solid State System Co., Ltd., is headquartered in Hsinchu, Taiwan. 3S has developed a strong reputation as an innovator and leader in flash disks solutions, particularly the controllers of CompactFlash(TM) cards, and smaller "thumb" sized "key chain" USB storage devices, which it markets under its own name and under OEM relationships for other companies. For more information, visit www.3system.com.tw.
About Tensilica
Tensilica was founded in July 1997 to address the growing need for optimized, application-specific microprocessor solutions in high-volume embedded applications. With a configurable and extensible microprocessor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized microprocessor core along with a complete software development tool environment, producing new configurations in a matter of hours. For more information, visit www.tensilica.com.
|
Related News
- Pixelworks Launches PWBSP-16 Broadband Signal Processor IC for High-Volume, Video-Centric Consumer Applications; Completely Programmable System-on-chip IC Delivers Multi-codec Solution for High-quality IPTV Video at a Competitive Price
- Tensilica's Xtensa Processor Core Adopted by NEC For NEC's Mobile Phone SOC
- Silicon Image Licenses Impinj's AEON/MTP Nonvolatile Memory for High-Volume Consumer Electronics and Computing Chips
- ChipX Accelerates Development of XM Satellite Radio Receivers; ChipX Structured ASICs Provide Fast Turnaround Time, Low Risk to High-volume Production
- Tensilica Offers Automatically Configured RTOS and Development System Support for Xtensa LX Configurable Processor
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |