Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
VSIA, FSA to cooperate on IP quality metric
VSIA, FSA to cooperate on IP quality metric
By Ron Wilson, EE Times
September 18, 2003 (1:35 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030918S0043
SAN MATEO, Calif. In an indication of the growing importance of reusable intellectual property to fabless chip makers, the Fabless Semiconductor Association (FSA) and the Virtual Socket Initiative Alliance (VSIA) will jointly announce on Monday (Sept. 22) that they have agreed to pool resources on developing and rolling out a quality metric for IP cores. The work will be performed within the VSIA's Development Working Group (DWG) structure. VSIA has had a Quality DWG at work for some time. In August, the group formally announced a metric and procedures for quantifying the quality of a piece of IP. The metric is based on a checklist of deliverables and attributes. The checklist is used, then multiplied by a list of weights, expressing the degree of importance a design team attaches to each attribute. Finally, a figure of merit is derived. VSIA's initial work was intended specifically for soft IP. The agreement will bring FSA's resource s into play to work with the VSIA DWG in extending the metric to hard IP. Vin Ratford, chairman of the FSA's IP Education Working Group, will chair a sub-group within the VSIA DWG to bring this about. Ratford hopes to conclude the effort and announce a metric for hard IP evaluation within a year. The two organizations will also cooperate on what the VSIA calls an Adoption Group, that is , a team that will focus on the challenges to getting the new metrics supported by industry tools, adopted and into common use in the design community. The efforts represent the first formal cooperation between the two organizations, which have increasingly found themselves trying to help the same member companies with similar challenges like IP reuse as it becomes a mainstream technique for not only ASIC but also merchant IC design.
Related News
- VSIA Quality IP Metric Now Includes Verification IP Extension
- VSIA announces new version of the Quality IP Metric
- Satin IP Technologies to Demonstrate First Product to Comply with Emerging IEEE Quality IP Metric Standard
- Beach Solutions Ensures Higher Quality IP with Metric Driven Tool
- FSA Announces Availability of Hard IP Quality Risk Assessment Tool Version 2.0
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |