32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Open Core Protocol group (OCP-IP) snags Cadence
Open Core Protocol group snags Cadence
By Richard Goering, EE Times
October 30, 2003 (7:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG20031030S0062
SANTA CRUZ, Calif. Claiming a significant win for the system-on-chip (SoC) standards organization, the Open Core Protocol International Partnership (OCP-IP) has welcomed Cadence Design Systems into its ranks. Cadence will become a sponsor member and a participant in OCP-IP's working groups. OCP-IP is working to support and promote the Open Core Protocol, a key element in the interconnect scheme developed by Sonics Inc. The organization promotes OCP as a complete socket standard that allows rapid creation and integration of intellectual property (IP) blocks. Victor Berman, group director for Cadence's language and standardization strategy, said that the OCP-IP approach helps speed design through the use of standard interfaces that support interoperable IP sockets. As a working group member, he said, Cadence will help develop enhancements and infrastructure support for OCP. OCP-IP's governi ng steering committee participants include Nokia, Texas Instruments, ST Microelectronics, UMC and Sonics. The general membership roster includes semiconductor, silicon IP, and EDA providers. In addition to Cadence, EDA vendors including Axys, Beach Solutions, CoWare, Esterel Technologies, Mentor Graphics, Synopsys, Summit, TNI-Valiosys, and Verisity are OCP-IP members. Earlier this month, OCP-IP and the Virtual Socket Interface Alliance (VSIA) announced that OCP-IP will chair the VSIA on-chip bus design working group, and will gain a seat on the VSIA technical committee.
Related News
- OCP-IP Announces Support for Cadence's Assertion Based OCP Protocol Verification IP
- Jasper Design Automation Joins Open Core Protocol International Partnership (OCP-IP)
- STMicroelectronics, Inc. joins Open Core Protocol International partnership (OCP-IP)
- Accellera Systems Initiative Acquires Open Core Protocol Standard and Infrastructure to Strengthen Interoperability in Electronic Standards Development
- Renesas Mobile Corporation Enters Into Open Core Protocol International Partnership
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |