Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Xyalis offers unprecedented capabilities with its new GTmuch V6.0, multi-project wafer preparation and management system
Mask costs in the latest technologies become a key issue. This leads in new challenges in managing huge and heterogeneous databases. For prototyping, the adoption of MPW program allows dramatic cost saving by sharing these costs among multiple projects.
GTmuch
GTmuch is a specific tool for building and managing multi-project wafers masks. It provides advanced features to support complex reticule assembly constraints. GTmuch includes GDSII contributions validation prior database merging with name conflict resolutions, automatic placement optimization under parameterizable criteria, automatic metal-filling, final checks and MPW GDSII generation.
In addition to run time performance enhancements, this new release brings a new fully parameterizable graphic interface, and still, offers advanced scripting capabilities for process automation.
With this new version, GTmuch V6.0, now offer import/export capabilities based on industry standard XML format. User can interface with his preferred SQL compatible database and/or WEB based information system using simple standard procedure.
GTmuch generates a complete set of documentation in PDF or PS format for the different teams involved in the multi-project wafer such as reticule floorplan for designers, chip assembly/packaging resources as well as silicon area utilization for purchasing/billing department.
Availability
GTmuch is shipping today on 32-bit Linux, and 32-bit and 64-bits Solaris, HP-UX platforms. GTmuch price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
|
Related News
- Europractice and UMC Offer 90nm Multi-Project Wafer Prototyping and Production Service
- SkyWater Launches Direct Multi Project Wafer (MPW) FastShuttle Program, Expanding Capabilities to Meet Growing Customer Momentum
- New automated online multi-project wafer quote system delivers instant pricing
- EnSilica teams with BaySand to provide ASIC UltraShuttle-65 multi-project wafer customers with configurable IP solutions
- BaySand to Initiate a Unique Low Cost Multi Project Wafer (MPW) Program That Redefines the Silicon Shuttle Concept
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |