CoWare and LSI Logic Announce ConvergenSC SystemC Models for ZSP
ConvergenSC Enables ZSP System-level Simulation and Performance Analysis Including Software
SAN JOSE and MILPITAS, Calif., October 19, 2004 - CoWare® Inc., the leading supplier of system-level electronic design automation (EDA) software and services, and LSI Logic Corporation (NYSE: LSI) announce availability of ZSP® SystemC-based models for use with the CoWare ConvergenSC design environment. LSI Logic developed cycle- and transaction-accurate SystemC-based models for each of the available ZSP cores (ZSP200, ZSP400, ZSP500, ZSP540 and ZSP600) and, through joint cooperation with CoWare, integrated the ZSP models into CoWare's extensive ConvergenSCTM Model Library. The first deliverable of this ongoing relationship-the ZSP500 model-is available now.
"The ability to quickly and accurately model an SoC during the architecture phase is critical for bringing an optimized product, in terms of cost and performance, into the marketplace. Designers can select the appropriate DSP core from the software-compatible family of ZSP cores to handle the signal processing and system control tasks," said Rafi Kedem, senior director of marketing of the LSI Logic DSP products Division. "The collaboration with CoWare helps our customers to develop applications in the wireless, voice and multimedia segments while beating their performance and cost goals for these complex SoC designs."
"With ConvergenSC, the SoC designer can analyze and optimize the combination of the ZSP on-chip interconnect, the ZSP memory-subsystem, and the ZSP software in order to get the maximum system-level performance," said Mark Milligan, vice president of marketing, CoWare. "These new models give designers using the ZSP cores even greater ability to differentiate their designs in competitive applications."
New Models Optimize Performance for Designs Using ZSP Cores
By running SystemC simulations and performance analysis in ConvergenSC with the new CoWare ZSP models, users can quickly determine the optimum architecture for their specific application and debug the interaction between the software and hardware early in the design process. The tools let customers perform detailed analysis of processor throughput and latency, as well as memory subsystem performance and bus analysis. Analysis results can be viewed graphically and used to determine how a design and the application software could be optimized. With the ability to measure the key parameters that affect processor performance, users can design better performing systems optimized around the LSI Logic ZSP cores.
The models are based on a jointly developed, high-performance, fully instrumented integration of the LSI Logic ZSP Core Simulator in SystemC. They also feature an additional cycle accurate model of the LSI Logic Memory Subsystem (MSS)-providing users the choice of using additional pre-verified IP from LSI Logic or developing their own custom memory subsystem-and include internal and external memory and Z.turbo TLM APIs for ease of use and system integration flexibility. The models support multi-instance, multi-core simulations and are integrated with the LSI Logic software tool chain for increased simulation performance and software debug ease of use.
Pricing and Availability
CoWare's model for the LSI Logic ZSP500 is available now. Models for LSI Logic's other ZSP cores will subsequently follow. For pricing information, contact your local sales office. For more information on CoWare's models for the LSI Logic ZSP cores and other models in the ConvergenSC Model Library, visit www.coware.com.
LSI Logic's SystemC models for the ZSP cores and the subsystem components are also available for licensing directly from LSI Logic. For more information, visit www.zsp.com.
About CoWare ConvergenSC
CoWare ConvergenSC speeds the concurrent design of SoCs with embedded software. The ConvergenSC product family combines hardware/software partitioning and platform assembly together with simulation, debug and analysis capabilities. Together with the ConvergenSC Model Library, the largest IP model library for SystemC, customers can rapidly create and validate SoC designs at the transaction level in SystemC. For pricing information, contact your local sales office. For more information on ConvergenSC and CoWare's other products, visit www.coware.com.
About LSI Logic Corporation
LSI Logic Corporation focuses on the design and production of high-performance semiconductors for Consumer, Communications and Storage applications that access, interconnect and store data, voice and video. LSI Logic engineers incorporate reusable, industry-standard intellectual property building blocks that serve as the heart of leading-edge systems. LSI Logic serves its global OEM, channel and distribution customers with Platform ASICs, standard-cell ASICs, standard products, host bus adapters, RAID controllers and software. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com.
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM); (Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), ST Microelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
Contact CoWare Inc.